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With the trend for increased miniaturisation in integrated circuits the effect of 
edges on the d. c. electrical characteristics of insulated gate field effect transistors have 
become more important. Investigation of these edge effects has been impeded by the 
lack of suitable test structures. Construction of edge effect test structures requires a 
microfabrication technique with greater control of relative edge positions than that 
available with standard microfabrication process. 
A general technique for that purpose, called the progressional offset technique, 
was developed during this research. It was applied to the construction of an array of 
incompletely gated field effect transistors using a custom 1 I. Lrn non-self-aligned metal 
gate enhancement NMOS process. The terms source gap transistors (SGTs), and drain 
gap transistors (DGTs), were used for the resulting transistors with gaps in gate-to- 
channel coverage on the source side, and drain side, of the channel. 
The electrical characteristics of SGTs differ from the normally gated transistors 
(NGTs) with their increased threshold voltage, increased series resistance, reduced 
subthreshold performance, and flatter saturation current behaviour. DGTs have a 
drain-voltage-dependent subthreshold current, and an increased threshold voltage. 
DGTs with large gaps do not exhibit drain current saturation but have an extended 
linear region of operation. DGTs are also more sensitive to hot electron degradation. 
The drain voltage dependent subthreshold swing of DGTs was used to study drain 
depletion boundary motion and to extract the surface impurity doping concentration. 
The thesis also contains a comprehensive review of silicon microfabrication tech- 
niques, suggestions for other uses of the progressional offset technique, and possible 
applications for incompletely gated transistors. 
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Chapter 1. Introduction. 
1.1. Historical View. 
We can not help but be aware of improvements in electronic technology and so 
should not require any justification for change. However, a closer look at the way the 
technology has changed will explain the increased importance of edge effects in 
IGFETs. 
1.1.1. Motivation for improvement. 
The motivation for improvement in electronics was at first driven by the desire to 
reduce the space required for a function to be performed. Success at that soon lead to 
motivation to increase the amount of functionality in a given area. As the area 
required for a function decreased, the speed of operation increased, and eventually 
speed of operation also gained importance as a motivator. In microelectronics the cost 
of a function is proportional to the area it takes, so the cost of a function fell dramati- 
cally as the size was decreased. Tables 1.1,1.2,1.3, and 1.4, summarise these trends. 
Nand Gate Equivalent Circuits. 
Epoch Circuit Area (MM2) 
mid 1950's Vacuum tube and resistors 2620.0 
early 1960's Discrete transistors and resistors 491.0 
1970 Silicon Gate PMOS MSI 0.02 
1978 LSI integrated circuit 0.0016 
1986 VLSI integrated circuit 0.00088 
Table 1.1, Area required for a standard function. 1 
In short, the overall market effect over time has been to provide, slightly larger 
integrated circuits, at slowly increasing costs, with immensely increased functionality. 
The net effect being a dramatic decrease in the cost of a function over time. 
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Transistor Area 
Year Transistor Area (ýLM2) 
1959 Discrete Planar Bi-polar 590000 
1964 Bi-polar DTL IC 23000 
1970 Bi-polar RAM IC 6600 
1981 VLSI MOS IC 88 
1986 1 VLSI MOS IC 42 
Table 1.2, Transistor area. 
Circuit Speed. 
Year Process Shortest Gate Delay (nS) 
1972 Enhancement NMOS 14 
1976 Depletion NMOS 4 
1977 HMOs 1 
1980 HMOs 1[ 0.5 
CMOs 0.2 
Tablc 1.3, Circuit Speed. 2 
Cost per bit of memory. 
Year Memory Size Cost (0 US) 
1973 256 Bit. 0.6 
1975 1K Bit 0.25 
1977 4K Bit 0.12 
1979 16K Bit 0.06 
1981 65K Bit 0.04 
1984 256K Bit 0.004 
1987 1_ A character in a text book 0.003 
Table 1.4, The cost of storing data. 
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1.1.2. Important Process Advances. 
The dramatic improvements in the effectiveness of electronics owe a lot of credit 
to clever circuit improvements, however the underlying improvements in microfabrica- 
tion technology still account for the majority of increased functionality per unit area. 
Table 1.5 summarises some important events in processing. The advances presented 
have been selected for impact on the basic transistor, the front end of the process, 
other equally impressive innovations have occurred in the interconnection technologies 
and lately in improved isolation techniques, both have impacted packing densities. 
Processing Advances 
Year Invention or Advance 
1926 Surface Field Effect Transistor Proposed (Lilienfeld). 
1948 Field Effect Demonstrated (Shockley + Pearson). 
1952 Single Crystal Silicon Produced. 
1953 Parasitic Surface FET channel identified in Bipolar Transistor. 
1955 Insulated Gate FET structure proposed (Ross). 
1959 Thermal Si02 for gate insulator proposed (Atalla). 
1960 First Modem Surface FET (Atalla + Kahng). 
1965 Sodium Contamination Problems Conquered. 
1966 Self Aligned Silicon Gate Technology Demonstrated. 
1968 Ion Implanted Self Aligned Metal Gate Attempted. 
1970 LOCOS isolation applied. 
1973 Ring Field Projection Lithography Invented (Markie). 
1974 Ion Implanted Threshold Adjusted MOSFET's. 
1979 10: 1 Reduction Direct Step Lithography Applied. 
1979 First Dry Processed Integrated Circuit. 
1980 Reactive Ion Etching. 
1980 Silicide Gates used. 
1981 Rapid Thermal Annealing used. 
1982 1 Gate Sidewall Spacer Technology used. 
Table 1.5, A summary of important processing advances. 3-7 
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1.1.3. Relative Dimensions and Scaling Failures. 
It should not be too surprising that, with the motivation for decreasing the area 
required for a function, and the steady processing improvements previously listed, that 
the basic IGFET dimensions have decreased over time. Table 1.6 lists four basic 
dimensions; the gate length (L), the gate overlap of source or drain (L,, ), the source 
and drain junction depth (X, ), and the gate insulator thickness (T. J, for a number of 
processes. 
Relative Dimensions. 
L x T.. i Year Process 
6Lm) (Ijm) % (;. Lm) (A) 
1969 20 4 40 2.5 1500 Al Gate PMOS 
1970 10 1.8 36 2.5 1200 Si Gate PMOS 
1972 6 1.4 47 2.0 1200 Enhancement NMOS 
1976 6 1.4 47 2.0 1200 Depletion NMOS 
1977 6 0.81 27 1.20 1000 NMOS 
1977 3.5 0.6 34 0.8 700 HMOs 
1980 2 0.4 40 0.8 400 CMOs 
1982 2.5 0.25 20 0.4 450 CMOs 
1983 1.3 0.25 38 0.4 300 CMOs 
1986 1.1 0.05 9 0.35 250 NMOS (Sidewall Spacers) 
Table 1.6, Relative Transistor Dimensions. 
Similar decreases in the width of transistors, as shown by table 1.7 have been sup- 







Gj, m) (%) 
late 1960s 20 8 
early 1970s 10 is 
mid 1970s 6 25 
late 1970s 3 50 
early 1980s 2 75t 
mid 1980s 1.5 loot 
Table 1.7; Increase in width edge effects. 
T'he reduction in length, gate overlap, and transistor widths have been following 
simple scaling laws developed to try to minimise the departure of transistor's electrical 
characteristics from that of the larger transistors. Various criteria exist for how the 
scaling should be done. One of the most common, surnmarised in table 1.8, is based 
on keeping the internal electric field magnitudes constant. Table 1.9 shows that only 
some aspects of the scaling laws have been adhered to. The penalty for the scaling 
exceptions have been a departure from large transistor behaviour. The systems con- 
strained power supply of 5 volts results in high electric magnitude field problems, such 
as punch though and hot electron effectst. 
There are however other features which do not scale. They are almost always 
associated with edge effects. The built in potential of the source and drain, fringing 
capacitance off of the gate structure, and subthreshold current dependence on drain 
bias are some features that do not scale*. 
tVariations on the LOCal Oxidation of Silicon (LOCOS) isolation process such as Sealed Interface Locos 
(SILO), and SideWAII Masked Isolation (SWAMI) address this problem. Completely different tech- 
niques such as Buried O)Gdc (BOX) isolation, and dielectric refilled trenchs etched into the silicon (TRENCH) isolation allow for denser circuitry and no birds beak (transition zone). 7bey have been suc. 
cessfully used for dense DRAM memory production, but are not without their own edge effects. 
* See chapter 3 for definitions. 
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Scaling Laws. 
Transistor Dimension I Scaling Factor 
Width, Length, Insulator Thickness 
1 
K 







Power delay product 
1 
K3 




Real Scaled Real 
Length (pm) 10 1.3 1.3 
Tox (A) 1200 156 300 
Junction Depth (Rm) 2.5 0.33 0.4 
Overlap (ýLrn) 1.8 0.23 0.25 
Drain Voltage (V) 12 1.56 5 
Speed Power Product (pJ) 20 0.04 0.25 
Table 1.9, An example of the scaling practise. 
As the main dimensions of the transistors decrease, the "fixed" contributions of 
edge effects become more predominate. They can no longer be considered negligible as 
they once were in larger transistors. It is therefore important to study edge effects to 
appraise the magnitude of the effects and develop techniques for characterising them. 
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1.2. Thesis topic definition. 
The topics of most Ph. D. thesis lie at the edge of active research 
in their areas. 
This thesis is no exception, it is literally about the edge of active areas 
in the silicon 
insulated gate field effect transistor (IGFET). 
Before proceeding to discuss edge effects in detail, it is best to properly 
define the 
topic. What is considered an edge?, what are important edges in an IGFET?, and why 
bother studying them?, are all valid questions. 
1.2.1. What is considered an edge? 
There are many dictionary definitions of edge. 8 Some of the applicable ones are; 
the meeting-line of two surfaces of a solid; the narrow surface of a thin object; and'the 
boundary line or surface of a region. Modern IGFETs are composed of thin films of 
conducting materials formed over the surface of a single crystal of silicon containing 
regions of impurities. It is appropriate then, to apply the last two of these definitions 
to the IGFET. 
1.2.2. Some important region edges. 
A closer look at the actual structure of an IGFET will reveal how these defini- 
tions apply. Figure 1.1 shows an IGFET cross section, both in length, revealing the 
source, channel, and drain, and in width, showing the drain and isolating oxide 
region. 
Channel to Source/Drain Boundaries. 
The interface between the source and channel, and the channel and the drain are 
very important to the operation of an IGFET, since that is the directi6n of current 
flow. The edges involved between these regions are between areas of differing charge 
carrier concentration. The differences in concentration come about from variations in 
both impurity atom concentration in the crystal, and internal electric field magnitudes. 
The electric fields result from the relative voltages applied to the crystal bulk, the 
source, the drain and the gate. The degree of the gate edge overlap to the channel 










Gate to Source/Drain Overlap* 
Figure 1.1, Important Edges in an IGFET. 
edge effects are important to operation of transistors of any size. 
Gate Sidewall. 
The edge of the gate electrode, or gate sidewall, becomes important when the 
capacitance of the gate, and threshold voltage of the transistor are considered. The 
fringing electric field from the edges of the gate results in increased gate capacitance 
which can lead to poorer transistor switching speeds. Gate sidewall capacitance is of 
greater importance in transistors with shorter channel lengths. 
Channel to Isolation Region Boundary. 
The channel to isolation region boundary edge isimportant since the width of the 
transistor is one of the variables which influences the magnitude of the current flow. 
Any uncertainty in the position of the edge of the channel, and hence the transistor 
width, will obviously effect the predicted magnitude of current. The isolation region 
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edges of the transistor also suffer from variations in vertical electric field magnitude 
due to the transition to a thicker insulator. Operation at the edges is therefore different 
to the rest of the channel. Width effects are of greater importance in narrower channel 
transistors. 
1.2.3. Importance for Study. 
The question of "why bother studying edge effects? ", has two answers. Firstly, 
information about edge effects can be important to process designers when considering 
trade-offs between choices in methods of fabrication. Secondly, an understanding of 
edge effects could also lead to novel device design. 
When a process designer is considering how to achieve a certain structure in a 
new process, he or she must usually decide between a number of techniques, each of 
which has advantages and disadvantages. Often the designer will identify a difference 
between two techniques but have no information on how side effects of the technique 
will influence transistor operation. Recent advances in computer simulations of struc- 
tures can give useful answers to the designers questions, but direct experimental 
research often causes questions to be asked which would not arise during simulations. 
The answers to these questions can have a profound influence on the choices the 
designer must make. 
Experimental research can also lead to the invention of novel devices. The bi- 
polar transistor control mechanism of minority carrier injection was discovered from 
unaccountable errors in a field effect experiment. It is unlikely that minority carriers 
would have even been included in a simulation program, and an important opportunity 
missed. 
So at least two good reasons for bothering with direct experimental work exist. 
The experiments deal with the complete set of physical phenomenon and allow for 
insights which might lead to novel structures. 
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1.3. Rational for Thesis Content. 
Now that the research topic of edge effects has been defined, it is worthwhile tak- 
ing a short overview of the thesis content to see how this subject has been addressed. 
The thesis has been divided into seven chapters excluding this introduction and the 
appendix. 
Processing. 
Microfabrication process improvements have been the key to continued advances 
in miniaturisation. They are also the key to the internal structure of insulated gate field 
effect transistors (IGFETs). Since the internal structure of an IGFET is important to 
its electrical characteristics, it follows that a detailed knowledge of processing is essen- 
tial for understanding the resulting electrical edge effects. The chapter on processing 
gives a comprehensive review of silicon processing techniques. 
IGFET Physics. 
A review of the physics behind transistor operation is also important to the 
understanding of edge effects. The chapter on IGFET physics is a review of the impor- 
tant principles of operation and applicable theory for edge effects. 
Progressional Offset Technique. 
Creating test structures for the edges of minimum dimension transistors, seems to 
necessitate fabricating structures smaller than the minimum possible dimensions. How- 
ever, there is a way of trading off maximum die yield for the maximum potential for 
knowledge. Chapter four describes a progressional offset technique, developed during 
this research, which allows suitable structures to be built. 
Misaligned Gate Experiment. 
The misaligned gate experiment applies the progressional offset technique to the 
study of gate-to-channel overlap. Chapter five describes the design of the experiment. 
Included are; the design of a non-self-aligned small geometry metal gate process, the 
design of a test chip using the progressional offset technique, and development of a test 
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program. for the resulting transistors. 
Asymmetrical Transistor Characteristics. 
Analysis of the resulting asymmetrical transistor characteristics is the topic of the 
sixth chapter. It also contains computer simulations of the asymmetric transistor opera- 
tion to aid in understanding internal operation. The simulated and experimental DC 
characteristics are presented along with experimental evidence for heightened hot elec- 
tron degradation in asymmetric transistors. 
Drain Depletion Motion. 
Further analysis of the asymmetric transistors as test structures for studying drain 
depletion region motion is presented in chapter seven. In that chapter the drain voltage 
threshold effect of Drain Gapped Transistors (DGTs) is used to evaluate drain deple- 
tion motion and surface impurity concentrations. Simulations are again used along with 
experimental data to highlight internal operation. 
Conclusions and Further Research. 
The concluding chapter also suggests where effort could be beneficially applied to 
continued research. It contains proposals for other applications of the progressional 
alignment technique, and ideas for how asymmetric transistors might be used for 
environmental sensors, analogue circuits, and as a technology for faster digital 
switches. 
Finally, a word about changes during the course of this study. The metal gate 
process described in chapter five was designed using some computer process simula- 
tions. During the analysis of the resulting asymmetric transistors, (about 18 months 
later), a much improved package of software became available. The advanced software 
was then employed on the simulation of the internal operation of those transistors and 
for the process simulation of the "ample process in chapter two. 
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Chapter 2. Silicon Processing. 
2.1. Introduction. 
Like all other man-made objects, the suitability, performance, and reliability of 
each transistor in an integrated circuit depends both on the materials from which it is 
made and the manner in which it is fabricated. It is therefore essential to understand 
silicon processing in order to fully appreciate transistor operation. 
Literally hundreds of integrated circuit processing functions have been developed 
over the last three decades, which have been combined to produce hundreds of com- 
plete microfabrication processes. The interaction between the functions results in each 
process's characteristics topography. That high degree of interaction creates a difficulty 
in describing silicon processing. Although it. is the whole of each process that makes a 
unique product, simply describing a single process does not adequately cover the 
details of the component funtions and considering only the detail of the functions 
neglects their interaction in a process. 
Some texts on the subject describe an entire process as an introduction to sem- 
iconductor processing and others present great depth on a single technique but neither 
imparts an understanding of the variety of processing methods available today. 
Although there was a text which treated the subject with both generality and some 
depth, 1 the rapid development of new processing functions has made it incomplete. 
The approach taken here is to present a reasonably comprehensive collection of pro- 
duction processing techniques and then to illustrate their interaction through an exam- 
ple process. 
Processing functions can be broadly grouped into seven classes, six of which 
directly affect the device structure. The next sections will cover the production of start- 
ing materials, addition of secondary layers, pattern transfer, selective removal of 
material, change of layer composition, and change of layer shape. The last section 
before the process example will describe the final class which provides support func- 
tions such as measurement, cleaning and gettering. 
- 14 - 
2.2. Production of Starting Material. 
Integrated circuit microfabrication requires single crystal wafers of high purity 
and uniform doping as a starting material. Nearly all source wafers are made using the 
method described in this subsection. 
The raw material for silicon wafers is the common sand quartzite W02). 
Although the source material is abundantly available it requires much refinement 
before it is suitable for integrated circuit fabrication. 
In the first step of refinement the Quartzite is mixed with various forms of car- 
bon, such as coal, coke, and wood chips, in a submerged-electrode are furnace. The 
carbon combines with the oxygen to form volatile gasses in the 2000"C melt leaving 
molten silicon behind. The process requires about 13 kWh of energy per kg of silicon 
produced. 2 
The solid silicon produced by that reaction is called metallurgical grade silicon 
(MGS) and is about 98% pure. MGS is used for aluminium alloys, silicone chemicals, 
transformer steel, and a semiconductor source material. Further refinement is necessary 
for electronics and the MGS is pulverised and treated with hydrochloric acid to form 
the room temperature liquid trichlorosilane. It is then fractionally distilled before being 
subjected to a hydrogen reduction reaction which produces solid electronics grade sili- 
con (EGS) around a resistance-heated silicon nucleation rod. It takes several hundred 
hours to deposit 200 mm diameter rods. 3 The impurity level in EGS is measured in 
parts per billion. In 1982 over three million kilogrammes of EGS was produced in the 
world using this method. 
The EGS must be converted into single crystal wafers before it is useful for sem. 
iconductor fabrication. There are three possible methods of growing single crystal 
ingots. They are Czochralski crystal growth, float zone growth, and the Bridgeman 
Technique. 
The crystal growth method, shown in figure 2.1, was named after its 1917 inven- 
tor Czochralski and is responsible for 80 to 90% of the silicon crystals prepared for 
electronics. 1,2 
The crystal growth is initiated by dipping the edge of a5 to 8 mm diameter seed 
crystal of either <100> or <111> orientation, depending on the desired ingot 
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Figure 2.1. Czochralski Crystal Growth. (After2). 
orientation, into a radio frequency (RF) heated crucible containing a melt of the EGS 
and any intentional impurities at just over 1412'C. As seed crystal and melt are rotated 
in opposite directions, in order to mix the melt and reduce temperature non uniformi- 
ties, the seed crystal is slowly pulled from the melt allowing growth from the seed into 
a ingot crystal. 
Today, microcomputers control the temperature, rotation, and pulling rates so 
that uniform crystals of 10 to 15 cm diameter and typically I metre long can be pro- 
duced. 4 Microcomputer control also allows programmable pull and rotation rates so 
that an initial necking or thinning of the ingot can be preformed to reduce stress and 
allow defect free crystals to be grown, which was discovered by Dash in 1958 (without 
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the help of a computer). 
The entire operation is performed in an argon atmosphere to reduce the oxygen 
impurities. However, the remaining 10 to 50 pprn are useful for gettering metal diffus- 
ing during circuit fabrication, and annealing at 600 to 700*C and quenching to 300 to 
400*C keeps oxygen from forming donor levels. 
The Czochralski crystal growth method can produce relatively pure, large single 
crystals with resistivities of less than 25 ohm-cm and radial variations of around 20%. 
The floatzone method of production3 is similar to Czochralski except that it uses 
preformed polycrystalline rods and crucibleless heating. It can produce higher purity 
crystals but doping uniformity problems exist, some of which have been solved by neu- 
tron transmutation doping to produce phosphorus doped substrates. 
A third crystal growth technique called the Bridgeman Technique is used to 
manufacture small quantities of single crystal semiconductors such as GaAs or InP. It 
is also described in reference (3). 
After the growth of an ingot is complete it must be shaped into wafers suitable 
for device fabrication. The first step is to turn the entire ingot in a lathe like milling 
machine to achieve a uniform diameter. Then two flats are cut into the side of the 
ingots to indicate doping and the crystal orientation. These flats are important to allow 
later alignment of the product die to the cleavage plane. Figure 2.2 shows how the 
wafers can be identified by their primary and secondary flats. 
After the ingot shaping, wafers are sliced from it using a diamond saw. The slic- 
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ing determines the surface orientation, thickness, taper, and bow of the wafers. Both 
sides of the wafers then have their edges rounded and the surfaces are lapped using a 
mixture of A1203 and glycerine to produce a typical flatness of around -t2Rm. The 
damage and contamination caused by lapping is removed by etching 50 to 80 ýLm off 
the surfaces in an isotropic etchant. (HF, HN03, CH3COOH)- 
The front surface must be polished further to achieve the optical flatness required 
for lithography. That is accomplished by mounting the wafers on carriers and buffing 
them against first a coarse and then fine mat while using a colloidal suspension of fine 
SI02 in an aqueous alkaline solution as a polishing compound. 

















Figure 2.2. Wafer identification. 
Finally the wafers are cleaned using solvents, mechanical scrubbing with deter- 
gents, multiple de-ionised (DI) water rinses, and drying in warm nitrogen. 
2.2.1. Section Summary. 
The production of wafers for integrated circuit fabrication, from the refining of 
raw material to the shaping and cleaning of wafers, has been described in this section. 
The following section describes how these wafers can be used as substrates to support 
the thin films that makeup integrated circuits. 
2.3. Addition of Layers. 
Secondary layers can be formed on the bulk semiconductor to act as insulators, 
conductor's or merely as a mask-ing material for some other processing step. It is also 
possible to provide secondary semi-conducting layers. 
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There are two distinct classes of films formed on the surface. They can either be 
grown from the surface or deposited onto the surface. Grown films include epitaxial 
growth of semi-conducting layers and oxidation of the sificon to produce silicon- 
dioxide insulators. Other insulators, metals, and amorphous semi-conducting layers are 
deposited on the surface either through a chemical reaction or condensation at the sur- 
face or by precipitation. These techniques are covered in the following sections. 
2.3.1. Epitaxy. 
The growth of a thin layer of semiconducting crystal on a monocrystal substrate 
by epitaxy, 1,2,5-8 literally meaning "arranged upon", allows the construction of crystal 
substrates with layers having drastic variations in composition. 
The ability to produce these buried layers within a crystal structure is essential to 
the manufacture of bipolar (for which it was developed), optical, and M-TV compound 
semiconductor processes. Epitaxial processing, is also applied to planar MOS integrated 
circuits, although it is not necessarily required. It can be used to form abrupt wells, 
merged bipolar-CMOS processes, and when grown on a non-silicon insulating substrate 
a more versatile CMOS process. 
There are three types of epitaxy, chemical vapour epitaxy (which is the most 
common), liquid phase epitaxy, and molecular beam epitaxy. 
Chemical Vapour Epitaxy. 
Chemical Vapour Epitaxy (CVD) is carried out in a closed vessel called a reac- 
tor, into which reactant gasses of carefully controlled ratios are introduced. There are 
three common reactors defined by either horizontal, pancake, or barrel shaped wafer 
susceptors which are described in the literature. 2,4 All use electrically conducting gra- 
phite susceptors coated with either boron-nitride, silicon-carbide, or quartz and heated 
by RF induction to temperatures about 50 to 70% of the melt growth temperature of 
the crystal. Since residual oxides are a primary cause of epitaxial film defects, in situ 
cleaning5 by HCI -H2 gas etching at 1200*C is used prior to the actual epitaxy. 
Three liquids, silicon tetrachloride (SiC14), dichlorosilane (SiH2CI2) and tri- 
chlorosilane (SiHCL3) and the gas silane (SiH4) are common silicon sources for 
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epitaxy. The liquid sources are transported into the reactor by passing hydrogen gas 
through or over a bath of the liquid and then into the reactor. Silicon tetrachloride is 
the most common source, since it has been the best studied. Equations 2.1,2.2, and 
2.3 describe the hydrogen reduction and pyrolysis used to deposit silicon- on the wafer 
surface. 
SiC14 
(8as)+2112 (gas) 4- 
1250 1C- 




- Si(,. ud)+2HCI(g., ) (2.2) 
SiH4(las) 1000OC-'o Si(. 
toUd)+2H2(gas) 
(2.3) 
Dopant gasses such as diborane (B2H4), phosphane (PH3) or arsine (ASH3) can 
be incorporated into the gas flows to produce doped epitaxial films. Sometimes hydro- 
gen gas is added to the reactions in equations 2.1 and 2.2 to inhibit the reverse silicon 
etching reaction. 
Since the deposition rate is a complex interaction of surface chemistry and mass 
transport, chemical vapour epitaxy is difficult to model but still must be carefully con- 
trolled. As the lattice association of epitaxial silicon atoms takes a finite amount of 
time, deposition at rates higher than the lattice association rate can result in polycry- 
stalline films or film defects. 9 Typical industrial growth rates are about 1 ýLm. per 
minute. 
Liquid Phase Epitaxy. 
Liquid phase epitaxy is epitaxial growth directly from contact with a crystal melt. 
It is used for thin layers formation in 1111-V compound growth, 2 which find application 
mainly in optical device production. 
Molecular Beam Epitaxy. 
Molecular-Beam Epitaxy (MBE) is an epitaxial process involving the reaction of 
one or more thermal beams of atoms or molecules with a crystalline surface under 
ultrahigh vacuum conditions (approx 10'Torr ). 2 The distinguishing featUres of molec- 
ular beam epitaxy are; great control of the doping profile, a wide choice of dopants, 
ultrahigh purity, low temperature processing, in situ cleaning, and sophisticated in situ 
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analysis. 
The equipment of an MBE system9 consists of an ultra high vacuum chamber, a 
substrate holder-heater, Knudsen Cell effusion ovens 
( where dopants are heated to a 
sufficient temperature that simple kinetics cause them to be emitted 
from the cell), 
electron beam evaporators to cope with higher melting point materials such as silicon, 
inert gas sputter cleaning sources, low voltage (1 to 2KeV) ion implanters and finally 
sophisticated analytical techniques to allow in situ analysis. 
Since MBE is performed under ultrahigh vacuum, the mean free path of epitaxial 
molecules is very long and deposition rates can be controlled by source parameters. 
MBE has none of the lattice association time constant or mass transport problems of 
chemical. vapour epitaxy thereby allowing very complex processes to be run with pred- 
ictability. Growth rates vary from 60 to 600 A minute-i 8 and although throughput is 
10 to 15 times slower than CV epitaxy the doping control is extremely precise. 
There are two doping methods possible with MBE, one is to provide co-flux of 
dopant and substrate atoms, and the other is to use in situ low energy ion beam 
implantation concurrent with epitaxy. In situ cleaning is performed by inert ion 
sputtering followed by a short anneal to restore surface crystal order. 
In situ analysis can be performed by Auger spectrometry, secondary mass spec- 
trometry or electron reflection-diffraction and the results can be used to control the 
process. 
2.3.2. Oxidation. 
Silicon dioxide is an insulator with excellent electrical and mechanical properties. 7 
It makes the metal-oxide-semiconductor (MOS) processes possible. Silicon dioxide 
'(Si02) is used as; a high quality gate insulator, the field insulator, a diffusion mask, a 
passivation layer, a stress relief layer, and as an adhesion promoting layer. Several 
techniques exist to produce oxides; anodisation, chemical vapour deposition, and rapid 
thermal oxidation; but it is thermal oxidation in conventional furnace tubes that pro- 
duce the highest quality films. 
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Thermal Oxidation. 
Thermal oxidation of silicon is the most widespread of all the integrated circuit 
fabrication techniques and has been extensively studied. 10 Conventional furnace tubes, 
as shown in figure 2.3, which are usually constructed from quartz and radiantly 
heated 
to between 800*C and 1200 *C, are used for oxidation at pressures around 1 atmo- 
sphere. Wafers are held vertically, (and parallel to the gas flow), in a "boat". The 
'boat", usually made of quartz, is slowly inserted into the center region of the tube, 
either resting on the tube itself or supported by a canti-levered paddle in automated 
systems, where the temperature is controlled to within : i- 1*C. Mass flow controllers 
precisely control the ratios of gas flows (total velocity is 1 to 2 cm sec-1). Microcom- 
puters connected to the mass flow controllers, temperature controllers and auto-loading 
systems, manage the necessary interactions to meet the process recipe. 
Two of the main oxidation reactions are; 
3i(solid)+02Uas) -'* SiO2(. rofid) (2.4) 
and, 
Si (solid )+ 
2H 20 (, -p ... ) -"' 
Si02 (solid)+ 
2H2 (gas) (2.5) 
Equation 2.4 describes the oxidation during processing called dry oxidation, since 
there is no hater vapour present. Note that silicon from the wafer surface is consumed 
in the reaction so the silicon interface moves into the wafer at 0.44 times the oxide 
thickness. Equation IS describes the reaction during wet oxidation. The water vapour 
is usually added to the furnace tube by pyrolysis of oxygen and hydrogen at the mouth 
of the tube, or through a gas bubbler. 11 The wet oxidation rate is considerably higher 
than for similar conditions of dry oxidation. The resulting oxide is also less dense 
because as the H2 diffuses away from the interface and to the surface it can form a 
hydroxyl group (OH) in place of an oxygen atom in the oxide. 2 The resulting oxide is 
weaker, more porous and as a result less dense. 
Other additives such as HCI provide important improvements in oxide quality. 6 -ýý rtse- The halogian improves the oxide-silicon interface quality while the chlorine getters 
impurities from the silicon by converting them to volatile chlorides. The combination 
results in reduced mobile oxide charge, and improved carrier lifetime and breakdown 
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voltage. Some chlorine also remains in the oxide, which can react with mobile sodium 
to form immobile compounds, to protect oxide quality after processing. HO also 
increases the oxidation rate. 
The thermal oxidation rate is effected by temperature, ambient gasses, crystal 
orientation, and impurity concentrations. The main thermal oxidation model 
is the 




T/-A t +r 
Where; 
Zo is the oxide thickness, 
t is the oxidation time, 
B /A is the linear rate constant, 
B is the parabolic rate constant, and 
,r is the initial oxide thickness as an equivalent time. 
(2.6) 
It was developed by considering the gas-phase mass-transfer of the oxidant from the 
ambient into the oxide. Then the flux of the oxidising species through the oxide was 
considered to occur by diffusion and finally the oxidation rate was assumed propor- 
tional to the oxidant concentration at the interface. The result (equation 2.6) is the 
well known linear-parabolic relationshiplO of oxide growth verses time. It has provided 
accurate predictions for both wet and dry ambients within ranges of; temperature 
between 700 to 1300 *C, pressure from 0.2 to 1.0 atmospheres, and oxide thickness 
between 250 and 20000A. Oxides thinner than 250A, which are becoming popular, 
cannot be modelled with equation 2.6 because the linear rate constant (B/A) only 
becomes established after that thickness. Current theories suggest that charged oxidants 
and internal electric fields in the oxide are important in oxidant transport in oxides 
thinner than 150A, explaining the increased initial oxidation rate and the failure of the 
Deal-Grove (diffusion transport) model. Modem models also consider the effect of 
point defects and defect migration on oxidation rate. 
The oxidation of polysilicon is difficult to model since the oxide growth depends 
not only on the growth method and temperature but also on the doping concentration, 
grain size and morphology. 
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Another consideration during oxidation is the segregation of dopants during the 
high temperature processing. 6 As the silicon is consumed, an electro-chemical potential 
balance across the Si -SiO 2 boundary, is maintained by the displacement of dopants. 
Ile diffusivity and activity coefficients of the dopants and the rate of the Si _SiO 2 
boundary advance effect the result. Boron has a segregation coefficient 10 less than one 
resulting in a high concentration on the oxide side of the interface and depleted sur- 
face concentration in the silicon. Phosphorus, however, has a segregation coefficient 
greater than one resulting in an increased phosphorus concentration on the silicon side 
of the interface. 
Anodisation. 
The oxidation of silicon through anodisation depends on electrical transport 7 of 
oxygen through the silicon dioxide to the silicon surface whereas thermal oxidation 
depends on diffusion transport of the oxidant. Two types of anodisation exist; wet, and 
plasma. 
Wet anodisation, where the wafer is submerged in an electrolytic bath and con- 
nected to a constant current source, suffers from poor uniformity and limited max- 
imum thickness. It is mostly of historic interest. 
Plasma anodisationlO however has been shown to produce reasonably thick films 
(=11. Lm) at rate of up to 11-Lm an hour. Interest in plasma anodisation, stems from 
attempts to reduce high temperature processing in order to limit impurity diffusion and 
through the advantage it has in selective oxidation without the bird's beak formation 
problems inherent to LOCOS (local oxidation of silicon) processing. 
Plasma anodisation occurs when wafers are exposed to an oxygen plasma 
discharge and biased positively relative to the plasma so that the active charged oxygen 
species collect at the silicon surface. Plasma density, the substrate temperature and sub- 
strate doping all effect the anodisation rate. The mechanism is not well understood 
but theories'O suggest that oxygen moves through the oxide towards the interface and 
oxygen vacancies move from the interface to the oxide surface. However a recent 
experiment 12 using 019 and nuclear microanalysis has shown that the motion of the 
oxygen species is the major factor. Other work13 has shown that the addition of 
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chlorine has a similar effect as in thermal oxidation and that the resulting 
films have 
good physical properties and similar electrical properties to thermal 
films. However 
there are still problems to be overcome before plasma anodisation becomes a produc- 
tion tool. 
Rapid Thermal Processing. 
Modem thin gate-insulator (<300A) processes use low temperature processing in 
order to increase the controllability of oxide thickness by extending the processing 
time. However, good electrical qualities such as low oxide charge and low interface 
state densities require higher temperature processes. Rapid Thermal Processing (RTP), 
where single wafers are exposed to a bank of tungsten-halogen lamps for a few tens of 
seconds14 producing surface temperatures between 1100 to 1200*C, has been used to 
produce controlled film thicknesses with good physical qualities and suggestions of 
equivalent electrical qualities to conventional thermal oxidation. 
2.3.3. Chemical Vapour Deposition. 
Oxides, as well as other thin films, can be deposited on the surface of wafers 
through a chemical reaction at the surface of the wafer. This technique is called Chem- 
ical Vapour Deposition or CVD for short. 
There are a number of variations on this technique such as; Low Pressure Chemi- 
cal Vapour Deposition (LPCVD), Plasma Enhanced Chemical Vapour Deposition 
(PECVD), 15 and Metal Organics Chemical Vapour Deposition (MOCVD). With the 
exception of PECVD most chemical vapour deposition techniques make use of a stan- 
dard diffusion furnace tube, shown in figure 2.3, as the basis for the equipment. Some 
lower temperature processes, such as passivation, make use of a horizontal reactor 
where the wafers are processed on a continuous feed hot-plate type reactor where the 
reaction occurs above the wafer surface. 16 The LPCVD equipment, also shown in fig- 
ure 2.3, is a CVD tube fitted with a vacuum pump and load door to allow lower pres- 
sure processing. MOCVD uses either CVD or LPCVD equipment. PECVD is per- 
formed in a parallel plate plasma reactor at relatively low temperatures and pressures. 
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Figure 2.3. Standard Furnace Tubes. 
CVD, LPCVD, and MOCVD work through endothermic reactions on the surface 
of the wafers driven by the thermal energy of the wafers. The gasses in the ambient 
react on the hot wafer surfaces (also on the hot tube walls) forming a film that bonds 
to the wafer. Other products of the reaction remain volatile and are removed from the 
ambient in the exhaust gas flow. In PECVD most of the energy to drive the reaction is 
provided by the plasma'15 so substrate temperatures can be lowered to between 100 
and 400 *C17 resulting in less dopant diffusion and allowing the films to be deposited 
over low melting temperature materials such as aluminium. PECVD nitride films for 
passivating integrated circuits to be bonded in plastic packages has given them nearly 
as good of reliability as those in hermetically sealed packages, and at a fraction of the 
cost. 
Although most films that are deposited by LPCVD could also have been depo- 
sited by CVD, LPCVD enjoys a number of advantages although the equipment is more 
sophisticated. 3 In comparison to CVD LPCVD has; increased uniformity of deposition, 
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increased through-put, significantly lower carrier gas volumes, and slightly lower pro- 
cessing temperatures, thus giving LPCVD a large economic and slight capability advan- 
tage over CVD. 
A number of important dielectric films are deposited by CVD or LPCVD, 
MOCVD has seen some use in depositing conductors, and PECVD is used for passiva- 
tion films. Some of the materials deposited are polycrystalline silicon (polysilicon), 
silicon-nitride, and both phosphorus doped and undoped silicon-dioxide. Metals such 
as aluminium, and tungsten can also be deposited. The chemistry for each material 
differs and the more popular reactions for each material are presented in the next sub- 
sections. 
Polysilicon. 
Polysilicon is a very common material for the gate conductor of insulated gate 
field effect transistors (IGFETs) as well as being used as a signal carrying conductor. It 
is most commonly produced in a LPCVD reactor with good uniformity in batches o, f 
up to 150 wafers. 11 Pressures between 0.2 and 1.0 Torr, and temperatures between 600 
and 650"C are used to produce deposition rates of up to 10 nm min-'. The resulting 
crystals are predominately <110> orientation and sizes of 0.03 to 0.3 Pm before and 
1.0 ýLm after heat treatment. Higher temperature processes can produce epitaxial films 
if a seed is present. Most processes uses the thermal decomposition of silane; 
SiH4 (J. ") 
600 IC -. S'(soUd)+2H2 (gas) (2.7) 
Other processes dilute 20% silane in nitrogen at similar total pressure to reduce the 
deposition rate allowing increased control and uniformity. 
Silicon Nitride. 
Silicon nitride is used as an oxidation mask in the common LOCOS process as 
well as a passivation layer to sodium and water contamination. There are a number of 
ways to achieve a silicon nitride film, but LPCVD is the most popular. The reaction 
produces stoichiometric silicon nitride at reduced pressures in the LPCVD reactor 
shown in figure 2.3. It is the reaction of dichlorosilane with ammonia. 
3SiCl2H2 (Sas)+4NH3 (gas) 
700-800 OC 
-, S'ýV4 (. wlid)+ 6HC1 (s,., )+ 
61ff 
2 Uas) (2.8) 
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Non-stoichiometric silicon nitride films containing hydrogen can be produced at 
low temperatures, 250 to 350*C, in PECVD reactors. Although the reactions inside a 
PECVD reactor depend on numerous variables and reactions with complex interaction 
the net reactions are usually assumed to be quite simple. One reaction, such as that in 
equation 2.9, uses an argon plasma to drive the reaction of silane and ammonia. 
Another uses a nitrogen discharge to drive a silane nitrogen-reaction ( equation 2.10). 
The properties of the films produced in this manner can vary greatly depending on the 
processing conditions, 16 however, as mentioned earlier the passivating qualities of these 
films are excellent. 
SiH4(gas)+NH3(gas) - SiNH(,,, ud)+3H2(g-) , 
(2.9) 
2ISiH4 (Sas)+N2 (8as) -* 2SiNH (solid)+ 3H 2 (gas) (2.10) 
Silicon nitride can also be deposited in a CVD reactor by reacting silane and 
ammonia; 
3SiH4+ 4NH3 700-9000C,, o SiýV4+12H2 (2.11) 
Both of these reactions have similar deposition rates to polysilicon. 
Although it is possible to grow silicon nitride at temperatures around 1100*C the 
films are thin and have poor compositional consistency. 
Silicon Dioxide. 
CVD silicon dioxide is used as an interconductor insulator and as a planarising 
material when it is phosphorus doped and as a passivation layer without doping. The 
phosphorus doped silicon dioxide, commonly called P-glass, is important for re-flow 
smoothing of contact steps and gettering of sodium contamination (both processes are 
covered in later sections). The method of deposition and reactants used depends on the 
use of the oxide. Oxide as an insulator over polysilicon is deposited in a CVD furnace 
tube by the reaction of dichlorosilane with nitrous oxide. 
SiC12"2 
(Rag)+2N20 9000C-* *5i02(, 'Olid)+2HC'(#-)+2N2(Sas) (2.12) 
It gives good uniformity but chlorine incorporation into the film can attack the polysili- 
con causing cracking and long term reliability problems. Another possible reaction is 
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the decomposition of tetraethoxysilane (TEOS) -in a LPCVD reactor. It produces by- 
products of organics and organosilicates, but has the advantage of excellent uniformity 
and step coverage. 
Si (OC2lI5)4 (vap"mr) 
650-750 *C-" Si02 (,, ud)+ by-products (2.13) 
For applications requiring lower deposition temperatures and re-flow glass the 
most widely used process is the reaction of silane with oxygen and dopants with oxy- 
gen. For P-Glass, reactions in equations 2.14 and 2.15 are run concurrently with the 
product being 6 to 8% phosphorus oxide. The common reactor configuration for this 
process is the horizontal hot-plate type. 
SiH4 (gas)+ 02 (Sas) Soo 
Ic 
, SiO 2 (soUd)+ 2H 2 (8as) (2.14) 
PH3(gas)+502(tas) '0'*C-' 2P205 (.,. lid)+ 
6H2 (R4S) (2.15) 
Silicon dioxide can also be produced in a PECVD reactor driven by an argon 
plasma. The product film is usually used as part of a passivation scheme. The reaction 
is described in equation 2.16. 




Tungsten is becoming a more common gate material, 18 when combined with sili- 
con to form silicides and as a barrier region in contact formation. The decomposition 
of tungsten hexafloride, equation 2.17, in a LPCVD reactor can selectively deposit 
tungsten on to silicon allowing self aligned contacts, and self-aligning tungsten to 
polysilicon caps to make polycides. It also has the advantage of conformal step cover- 
age. 19 however the reaction's nasty exhaust products can cause some difficult problems. 
WF, s (s., )+ 3H2 (s., )-W(,. Iid)+ 6HF(s., ) (2.17) 
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Other Metals. 
It is possible to deposit aluminium as well as metals such as titanium (Ti), tan- 
talum (Ta), and molybdenum (Mo) with LPCVD techniques. 17 The only advantage 
this deposition has is that it is conformal over steps since it is a surface reaction pro- 
duct. Other deposition techniques such as those described in the next section suffer 
from step coverage problems. The MOCVD of aluminium has been dernonstrated20 
through decomposition of tri-isobutyl-aluminium, equation 2.18, but production cost 
effectiveness might not be possible. 
2[(CH3)2cHcH213Al(vapour) -0 2Al(sohd)+ 3H2 (vpo., )+ by-products(,. p ... ) 
(2.18) 
Many of the other metals are deposited through the hydrogen reduction of metal 
chlorides, as shown in equation 2.19 (where the metal of interest is substituted for M) 
in a LPCVD reactor. Most of these processes are still at an experimental stage. 
2MC15 (s-)+ 5H2 (gas) 
600--800'C-. 2M (,,, lid)+ 10HCI (S., ) (2.19) 
2.3.4. Physical Vapour Deposition. 
Physical Vapour Deposition (PVD) is routinely used to deposit metallic conduct- 
ing films. It differs from CVD in that no surface reaction is involved, the physical 
vapour just condenses on the wafer surface forming a thin film. PVD systems can be 
divided into two classes depending on how the vapour is produced. There is the origi- 
nal system of evaporators and the newer standard of sputtering machines. 
All systems require the source and substrates to be contained in a vacuum to pro. 
mote vapour transport and to reduce incorporation of impurities into the film. One 
common problem is that the film thickness on a surface is a function of the angle the 
surface makes with the incident vapour flux. Small angles, such as sidewalls of steps, 
reduce the film thickness and result in step coverage problems. Most systems usually 
employ planetary substrate fixtures, not only to allow batch processing, but to improve 
step coverage by continually changing the orientation of the wafer surface to the 
vapour flux. Reference (6) provides excellent detail both on types of equipment and 
the physics behind their operation. 
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Evaporators. 
Evaporation systems were originally the main source of metallic films but have to 
a large extent been replaced by sputtering systems. Vacuums of between 10-6 and 10-7 
Torr are required to transfer material from the evaporation source to the target. A 
number of evaporation sources, such as resistance and inductively heated sources, have 
been used but the most popular was electron beam evaporators. With e-beam evapora- 
tors deposition rates of up to 0.5ýLrn min' can be achieved. 
The drawback to evaporators came when it became necessary to use alloyed films 
to overcome reliability problems. 19 Alloyed sources cannot be used in evaporators 
because each constituent of the alloy would evaporate at a different rate. Multiple 
sources can be used to solve the problem but such a system is complex and difficult to 
control. 
Sputtering Systems. 
A sputter deposition source depends on momentum transfer from an incident 
inert ion beam to the atoms of a composite target. The energy transferred during the 
impact gives surface atoms on the target sufficient energy to become volatile and travel 
to the deposition substrate. The advantage over evaporators is that, as long*as bonding 
energies are exceeded, all constituents of an alloy sputter equally, resulting in films 
with similar compositions to the source. Secondary advantages are; that sputtering sys- 
tems use lower acceleration voltages therefore subjecting the wafers to less radiation 
damage, and it is possible to re-direct the sputtering beam to the wafers thereby pro- 
viding in situ cleaning for low resistance contacts. 
The most common alloys are Al -Si and Al -Si -Cu , but other metals; Ti, Pt, Au , 
Mo, W, Ni and Cu as well as dielectrics; A1203 and Si02 are often deposited with 
sputtering equipment. 
Ilere are a number of sputtering source designs available-6 diode, P triode, reactive 
and RF excited sputtering sources, but by far the most popular source for metals is the 
magnetron source. 19 The RF excitation source is used for dielectrics. 
Magnetron sources confine the bombarding ions, usually argon, at pressures 
around 10'Torr, in a magnetic field around the target. Ile magnetic field causes 
- 31 - 
increased electron densities by effectively lowering the target impedance. This results in 
an increased deposition rate. Deposition rates can be as high as L%Lm for Al and its 
alloys. 
2.3.5. Silicides 
Silicides, are a combination of silicon and refractory metals. They are used to 
reduce the electrical resistance of transistor gates without introducing the instabilities of 
pure refractory metals. There are a lot of problems with stability of these films both 
mechanically and chemically. Polycide, a sandwich of polysilicon and silicidc, depo- 
21 sited by LPCVD solves many of the problems and is used in production. 
Research into pure silicides continues with a number of deposition approaches. 
Co-evaporation, 19 co-sputtering, 22 LPCVD, 18 ion beam mixing (metal is deposited over 
silicon and ion bombardment is used to mix the metal and the silicon)23 and sintering 
(metal is deposited over silicon and the combination is heated in a furnace or RTP sys- 
tem to achieve interdiffusion mixing) are all currently being evaluated. 
2.3.6. Section Summary. 
In this section a number of methods for adding a thin film to the surface of a 
wafer were discussed. From epitaxial and oxide growth, through surface chemical reac- 
tions, to straight physical deposition, thin films of a variety of materials can be formed 
on the surface of a wafer. With the exception of diffusion barrier masked oxide growth 
and selective tungsten deposition all these techniques cover the surface as a whole 
without regard for the pattern required to make useful integrated circuits. The next 
two sections, on pattern transfer and selective layer removal, will describe how 
unwanted areas of these films are removed to leave the desired circuit patterns. 
2.4. Pattern Transfer. 
Photolithography is the key process in microfabrication which makes the produc- 
tion of semiconductor integrated circuits possible. It involves the transfer of the design 
conception of a pattern into the reality of a layers morphology. Each integrated circuit 
is composed of a number of layers of insulating, semiconducting and conducting 
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materials. Various shapes on each layer interact, (conductor through contact hole in 
insulator to conductor), in order to produce the final product. 
The information regarding how these layers must interact in order to produce a 
required function is created by a circuit design engineer on a computer aided design 
(CAD) system. The information is then separated into the content required for each 
layer. A pattern generator is used to transfer the design information onto a mask for 
each layer (see figure 2.4). An exposure tool is used to transfer the design information 
contained on the mask to a resist material on the surface of the wafer. The resist 
material then prevents certain areas of the wafer from being processed (etched, or ion 
implanted) thereby translating the design information into a layer shape on the wafer. 
Since most of the transfers are usually achieved by photography techniques the 
process is called photolithography, using photomasks and photoresists. Here the 
processes are broken into three manageable sections, mask making, exposure tools, and 
photoresists, but in actuality they are highly interdependent. 
Photolithography received a great deal of attention in the late 1970's and early 
1980's in order to break through packing density barriers, which resulted in a wealth 
of papers on the subject. 24-31 Reference (29) provides a useful overview of all the 
exposure methods. Reference (31) gives a assessment of current production lithography 
including resist schemes, and reference (25) discusses the problems of the developing 
future lithography techniques and attempts to predict the outcome. The best introduc- 
tory reference for optical lithography considerations is reference (32) and reference 
(25) provides the best economic viewpoint on lithography. 
There are a number of important parameters in lithography systems and they 
have attracted numerical descriptions for the purposes of comparison and calculation. 
Some of them are: 
Magnification: the relative size of the mask image to the wafer image. 
Usable Resolution: the minimum feature size which can be reliably reproduced by 
the system. 
Image Field: the maximum size of area which can be "posed at one time. 
Depth of focus: the range of variation in depth which will still result in a focused 
image. 
-33- 
Resolution: the minimum feature size which a resist can reproduce. 
Throughput: the number of wafers per hour that the system can expose. 
Overlay Accuracy: the tolerance to which two masking levels can be repeatably 
aligned to each other. 
Distortion: the magnitude of line width variations due to the exposure tool. 
Resist Contrast: the log ratio of maximum to minimum exposure energy a resist 
is sensitive to. 
Resist Adhesion: the ability of the resist to stick to the substrate. 
Resist Temperature: the maximum temperature the resist can tolerate without losing 
shape. 
Resist Hardness: the degree to which the resist resists attack during subsequent 
processing. 
Resist Sensitivity: the minimum energy required to expose a resist. 
Resist Thickness: the minimum resist thickness required to avoid deleterious 
effects. 
Exposure Wavelength: the wavelength of light used for the exposure. It effects some of 
the previous parameters. 
There are other measures of optics systems such as numerical aperture, modula- 
tion transfer function, and aerial images, all of which are described in reference 
(32,33) and others. 
2.4.1. Mask Making. 
Some exposure systems use a mask containing tens to hundreds of actual size 
images of an integrated circuit, laid out in the pattern that would cover a whole wafer. 
They are made from an enlarged version, usually five or ten times the size of a single 
die (or integrated circuit), called a reticle. Some exposure systems use the reticle 
directly and others can dispense with masks entirely. 
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Figure 2.4, Routes through lithography. 
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Figure 2.4 shows a number of routes for layout information from design to the final 
wafer. Mask or reticle requirements depend on the exposure system for which they are 
produced. Both optical and electron beam pattern generation is briefly discussed here. 
Optical reticle and masks are made from similar materials. They are usually an 
optically flat glass plate (5X5 inches X 2mm), which is coated with chromium and 
then a photon or electron sensitive resist. In some cases low cost emulsion-only reticles 
are used. 
For exposure in an optical pattern generator, the reticle is then clamped in an 
accurately controlled X-Y stage. A pulsed light source shaped by a variable dimension 
slit is focused onto the resist. A computer controls the shape of the slit and position of 
the X-Y table from the CAD data describing the integrated circuit pattern. When they 
are the correct size and in position the light source is "flashed" producing a tiny portion 
of the final image. This operation may take several hours and up to several hundred 
thousand flashes before the required shapes are built up on the reticle. 
The enlarged image of the chip is then developed by chemical developers before 
the optional chromium layer is etched. The resulting reticle can then be used directly 
or it can be placed into a step and repeat camera and copied across another plate in 
rows and columns of actual size die. After being developed and etched it is then ready 
for use as a mask in 1: 1 exposure tools. 
An alternate way of producing masks or reticles is to place an electron beam 
resist coated plate onto an X-Y stage in the e-beam pattern generators vacuum 
chamber. The plate is moved to the start of the first integrated circuit site and the elec- 
tron beam is modulated and directed by computer control to expose the image of the 
die. Two beam scanning schemes exist; raster scan, like a television where the beam is 
pulsed on and off, and vector scan, like an X-Y plotter where the shape is drawn by 
the beam. After a die is completed the stage moves to the start of the next die and the 
process repeats until a mask is completed. Five or ten times reticles are also made using 
e-beam pattern generators either for direct use by exposure tools or for the step and 
repeat camera. 
X-ray masks are more complicated and composed of a 10ýLrn thick sandwich of 
gold, polyimide and boron nitride. The patterning of masks is currently achieved by e- 
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beam technology. The boron-nitride and polYImide are substrate materials and the gold 
is a masking X-ray absorber. 2 Historically, photolithography reticles were produced 
by 
10-25: 1 reduction cameras from hand drawn artwork cut into sheets of rubylith 
film. 
This procedure, used as little as 10 to 20 years ago, would have taken several 
days. 
Table 2.1, compares the speed of current techniques. 
Machine rr 
Optical P. G. E-beam. P. G. 
Features 
Minimum feature size 2.5 jLm 0.25 pm + 
Positional accuracy 0.5 pm 0.2 Rm 
10cmX 10cm 
Exposure time 10 hours 0.5 to 2.5 hours 
(100000 features) 
+ can be smaHer but increases writing time. 
Note: both machines can produce 10: 1 reticles. 
Table 2.1, Mask Making. 
2.4.2. Exposure Tools. 
There are a number of exposure systems available for lithography both in experi- 
mental and production systems. Contact, proximity, projection and direct-step-on- 
wafer optical systems, direct write electron beam, and X-ray systems will be presented 
here. With the exception of X-ray lithography, all of these systems are production 
machines. Other experimental techniques are discussed in reference (29). 
Table 2.2 contains a summary of the features of these systems, figure 2.5 shows 
schematic representations of them, and the following sub-sections contain a brief 
description of their operation. All exposure tools are required to perform two tasks. 
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1) Align the wafer, with possible previous layers, to the current mask. 
2) Expose each die on the wafer to create a copy of the mask pattern in the pho- 
toresist. 
Contact Printer. 
A contact printer is the simplest of all exposure systems. The operation is as fol- 
lows: 
1) A mask is held slightly (50ýLm) above the wafer surface. 
2) An operator rotates and translates the wafer until alignment marks on opposite 
sides of the wafer, as seen through a split field microscope, align with the mask. 
3) The wafer is then pressed tightly against the mask and the image is transferred by 
even illumination from a mercury UV lamp. 
Proximity Printing. 
A proximity printer is very similar to a contact printer except that the mask never 
comes into contact with the wafer but is held in close proximity (about 10 I. Lm) during 
exposure. The advantage to this is that the wafer yield and mask lifetime are increased 
but the resolution is poorer than for contact printing. Most proximity printers use only 
part of the mercury lamp spectrum. 
Projection Printing. 
The advantage of non-contact printing without the diffraction limitations of a 
proximity printer can be had from a "ring" field scanning 1: 1 projection system. This 
exposure tool uses circular reflecting optics to project a crescent shaped portion of the 
mask onto the wafer. The wafer and the mask are jointly scanned across the apertures 
in order to expose the entire wafer surface. The crescent shape is about 1mrn in width 
and 80mm in length. Alignment is achieved with a similar method to contact and 
proximity printing. Projection printing was the main exposure tool before step and 
repeat systems were introduced and they still accounts for a large portion of volume 
I. C. production. 
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Direct Step-to-Wafer. 
Direct Step-to-Wafer exposure machines use 5: 1 or 10: 1 reducing optics, (both 
reflective and refracting systems exist), to project the reticle 
image directly onto the 
wafer. Each die site, is exposed separately as it is moved into position 
by an accurate 
X-Y stage. Alignment of the wafer to the stage can be performed automatically 
from 
alignment marks on die on opposite sides of the wafer. Then exposure positioning 
for 
each die can be achieved by automated die by die alignment or just by relative stage 
movement for less critical alignment. Die by die alignment can compensate for wafer 
warpage. Reduction systems in general have better resolution because the larger reticle 
features are not effected by diffraction. Exposure defects can be reduced by fitting pel- 
licles, (a thin film at a distance from the mask surface), to the mask to keep dust out 
of the focal plane. The common refractive systems use a single mercury spectrum 'line" 
to avoid chromatic aberration. 
Electron Beam Direct Write. 
Electron beam direct write machines expose one die at a time on the wafer under 
computer control with the CAD data as an input instead of a mask. The resist coated 
wafer is clamped to a stage in the vacuum chamber of the machine. Electromagnetic 
deflection is used to draw the pattern. The stage is moved to select another die for pat- 
terning. Alignment is achieved by measuring the change in back scattered electron 
current caused by a reduced current beam striking suitable alignment structures. The 
minimum spot size and hence feature size is not limited so much by the e-beam optics 
but by the time required to write a pattern. Although features as small as 10 nm have 
been written, the time to expose a wafer would be impossibly long. As a result e-beam 
machines tend to use spot sizes one quarter of the minimum dimension required. 
Direct write E-beam machines are not used for volume production because they 
have low throughput. However, they have a unique niche in fast turn around design- 
to-product cycles, since there is no time spent on mask making and checking. 
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X-ray Lithography 
X-ray lithography is an area of very active research. X-ray's smaller wavelength 
and resulting greater depth of field and resolution, coupled with the high throughput 
of 1: 1 masks makes it a likely choice for future lithography systems. The biggest prob- 
lem to overcome is that of a reliable and small X-ray source. Current work on synchro- 
tron sources will likely produce a multiple exposure station in the 1990's. There are 
also difficulties in making masks. It is expected that only high volume high density 
memory products would be a cost effective use of X-ray lithography. 
The likely configuration of a system would be to use wafer-mask carriers which 
allow optical alignment of the wafer to the mask followed by transport into the X-ray 
exposure system. Reference (2) discusses all of these systems and provides more detail 
on the mechanisms of their limitations. 
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System x7 Contact Proximity Projection Direct Step Direct 
X-Ray 
E-Bearn 
Printing Printing Printing on wafer osure Ex 
Exposure 
Feature p 
Mask: Wafer 5: 1 no mask 1: 1 
Ratio 10: 1 
Exposure Wafer Wafer 
Strip of Die Feature 
Wafer/ 
or die area Wafer 
Useful 1.0 Prn 3-5Rm 2-3ýLrn 1ýLrn 0.25ýLrn 0.35ýLrn Resolution 
Alignment 1.0ýLrn 1.01i'm 0.7ýLm 0.15Rm 0.1prn 0.1[tm 
Variation 






(pellicles) no mask 
long 
(cleaning) 
Exposure Very Low 
Induced High Medium Low low (Vacuum) 
Medium 
Defects 
Overlay 1.5ýtm 1.5ýLrn 1.2ýLm 0.3ýLrn 0.1prn 0.2pm 
Error 
_ Throughput 100 100 60 10-40+ 1-2 15-60 (Wafcrs/hr) 
_ Price 
(1984) 
$5SK $55K $340K $730K $1.0m 
$68Mt 
(8 stations) 
_ Depth of 811m 4prn 50ýLrn sync source 
Focus very good 
Capital Cost $0.25 $0.25 $2.60 $13.30 $228.10 $404.30 
per Wafer * 
Projected 123456 
Area 1: Large discrete components. 
of 2: old 5ýLrn processes 
future 3: >1.51im processes (high volume) 
4: 1 to 2ýLrn processes (logic and analogue) 
use. 5: High speed turn around and specialist processes. 
6: <11. Lm high volume processes. (64Mbit Chips). 
Table 2.2, Exposure Systems Features. 34 
+ dependent on # of dietwafer. 
*5 year depredation, 50% use, 10 layer procem. 
t Estimates vary from $16M in 1984 to $100M in 1988. 
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2.4.3. Resist Systems. 
There are a number of requirements of a good resist. Some of the important ones 
are: 
1) To be sensitive to the exposure illumination, which could be photons, electrons, or 
X-rays, such that a chemical change occurs. 
2) To respond to a development treatment which leaves, or removes, the exposed 
areas. 
3) To adhere strongly to the wafer surface and to be easily removed under suitable 
conditions. 
4) To be easily applied to the wafer surface. 
5) To be resistant to damage during subsequent processing and to act as a mask of the 
wafer surface during that processing. 
Exposure and development. 
The basic exposure mechanism is the same for all resists whether they are positive 
or negative and whether they are sensitive to photons, electrons, or X-rays. 
The exposing photon or electron changes the chemical structure of the resist so 
that it becomes either more resistant (negative), or less resistant (positive), to removal 
in a development solution. 
There are many types of resists with different sensitivities, contrasts, and resis- 
tance to etching. 2,31,32,35 
Most integrated circuits are made by photolithography with positive photoresists. 
Positive photoresists are currently more popular than negative resists because positive 
resists can support resolutions approximately equal to their thickness. Negative resists 
can only support resolutions of 2 to 3 times their thickness. Attempts at reducing nega- 
tive resist thicknesses resulted in pin holes forming. However, negative resists have 
contrasts 3 to 4 times better than positive resists which gives greater process latitude. 
Only positive resists will be discussed here. 
The most common positive photoresists are made by adding photo sensitisers to 
resins. Novolac (phenol-formaldehyde) resins become photo sensitive when 
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diazonapthoquinone is added. Other- additives are used to modify the physical charac- 
teristics of the films. The sensitiser in its unexposed state reacts with the resin in an 
alkaline developer (such as sodium or potassium hydroxide) to form a cross linked 
polymer which has reduced solubility in the developer. The exposed area of the resist is 
removed since the resin is naturally soluble in the developer and the sensitiser has been 
photolytically decomposed into indene carboxylic acid which does not link with the 
resin. Thus exposed areas of the resist are removed in the developer. 36 
Other positive photoresists exist which use deep UV exposure to cause main chain 
polymer fissions in the exposed area of the resist. These weakened areas have greater 
solubility during development resulting in exposed areas being removed. One such 
material is PMMA (Poly(methyl methacrylate)) which is also used as an electron beam 
resist. The developer is isobutyl, ketone in isopropyl alcohol. 
Resist Application and Hardening. 
In order for there to be good adhesion between the wafer and the photoresist the 
wafers must be prepared before coating. 
The wafers are prepared by washing and spinning dry in warm nitrogen. Then 
the wafers are subjected to hexamethydisilizane (HMDS) vapour which forms an oxide 
layer after reacting with water vapour on the wafer surface. Other primers such as tri- 
chlorophenysilane (TCPS) or bistrimethylsilyacetamide (BAS) provide a similar func- 
tion. The wafers then are immediately coated with resist. 
Resists are usually supplied as viscous liquids containing the photoresist in an 
organic solvent. A uniform resist thickness can be achieved across the whole wafer by 
spin-on equipment. 
A spin-on-coater attaches a horizontal wafer to a vacuum spindle. An amount of 
resist is dispensed onto the center of the wafer which is then spun at a predetermined 
speed between 3000 and 6000 rpm. After spinning for a fixed time between 15 to 60 
seconds a uniform layer of resist will cover the wafer. 
The thickness of the film depends on the spin-speed, viscosity of the resist, and 
initially on the spin time. Resist thicknesses are usually between one and several 
microns thick. Care must be taken in both choosing and maintaining a constant resist 
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thickness. Reflecting materials, such as metal, produce optical standing waves in the 
resist which can lead to notching and sidewall terracing. Dyed resists have been pro- 
duced to minimise the problem but using minimum exposure energy can result in fillets 
near steps in underlying topography due to local thickness variations (see appended 
paper). 
After coating the wafers are heated either in batches in an oven or individually 
on a hot plate in order to drive off the solvent and make the resist hard enough to 
withstand handling and development. The "soft" bake temperature must be high 
enough to drive off the solvents but lower than the thermal exposure temperature. This 
is usually just over 100*C. 
After development the wafers are usually baked again at a higher temperature to 
drive off the remaining solvents both promoting adhesion and making the resist more 
resistant to attack in subsequent processing. The temperature of "hard" bake is usually 
between 120 and 180 *C. The temperature must not be too high since the resist will 
start to flow and lose shape, or it will become completely dehydrated and gasses 
adsorbed on the surface will release and cause resist lift off. 
Advanced Photoresist Systems. 
Modem experimental variations on photoresists are aimed at improving; resolu- 
tion, sidewall slope, resist strength, and coping with the smaller depth of field of pro- 
jection exposure tools. Some variations are, image reversal, multilayer resists, and sin- 
gle layer silyated resists with dry development. 
Image reversal is one technique to give higher contrast, steeper sidewalls, and 
increased line width control effectively increasing the depth of field. 31 Conventionally 
exposed NOVOLAC resists are exposed to amine containing gasses which combines 
with the photoproducts in exposed areas to form insoluble compounds. The wafer is 
then flood exposed and the previous unexposed areas are removed in an alkaline 
developer. 
Multilayer resists" attempt to improve the same factors as image reversal with the 
addition of better line width control over steps. The main feature behind the system is 
that only a very thin upper layer of the composite resist needs to be exposed. The 
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image is then developed and used as a mask to expose the lower level resist with deep 
LTV radiation or as an etch mask for R. I. E. patterning of the resist 
in a tri-level 
scheme. The lower level of the resist has two purposes, one is to planarise the wafer 
for 
the photolith resist layer to be deposited on and the second is to provide a thick mask 
for subsequent processing. 
A resist called DESIRE38 (Diffusion Enhanced Silyating Resist) gives 
improved 
performance in almost all the categories and is still a single spin-on resist. 
Following 
normal coating, pre-bake and exposure the resist is treated with a silyating gas such as 
HMDS. It diffuses preferentially into the exposed regions of the resist and produces sil- 
icon bonds with the resin. The high silicon content in the exposed areas protect them 
from oxygen plasma etching of the resist. Unexposed areas are thereby removed. The 
two main advantages of the system are low exposure energy, since only the top 200 to 
300 = must be exposed, and dry etching to give steep sidewalls. That allows for the 
use of thick anti-reflective planarising resists with obvious advantages. 
2.4.4. Section Summary. 
In this section the transfer of a pattern from the creation on a CAD tool to the 
shape of a resist layer were described. Some of the various routes through mask mak- 
ing, and pattern exposure were discussed along with the structure and mechanisms of 
photoresists, which act as masks in the selective processing which produces integrated 
circuits. 
2. S. Selective Removal of Material 
As discussed in a preceding section, micro-electronics takes a blanket approach to 
the deposition of new layers. It follows then, that selective removal of material is neces- 
sary to produce layer patterns which will function as components of an integrated cir- 
cuit. It is also important to realise that the topography of lower layers must not be sig- 
nificantly disturbed during the patterning exercise. 
Historically, wet chemical etches were used to remove areas of a layer that were 
not protected by a photoresist. Lately, dry plasma or gas etching methods have nearly 
replaced chemical etching in order to meet the more stringent requirements necessary 
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for modem levels of miniaturisation. The following sub-sections discuss the reasons 
behind the change in techniques as well as the mechanisms behind them. 
2.5.1. Wet Chemical Etching. 
Wet or chemical etching is exclusively used in wafer production and has been 
used in device fabrication when feature sizes were over 3.0ýLrn. The basic scheme of all 
wet etches is to submerge the photoresist-mask-ed wafers in a liquid containing etches 
which are selective to the material to be removed. Some systems provide agitation, 
heating, and particle control. 
The essential mechanism of all wet chemical etches is; 
1) Transport of etchant species to the wafer surface. 
2) Reaction of the etchant with the material to be removed. 
3) Transport of the reaction products away from the surface. 
The amount of material etched is controlled by the chemical composition, solution 
temperature, amount of agitation, and the duration of the etch. 
Considerations for chemical choices are, selectivity to the material to be etched, 
etch rate, resist adhesion, and etch uniformity. Reference (2) lists common etchants 
and the etch rate of various materials. Reference (3) gives a practical review. 
Wet etches have the advantage of being highly selective to the material to be 
removed. However, their disadvantage lies in the isotropic nature of the etch (the film 
edge is laterally undercut at the mask edge for a distance equal to the film thickness 
etched), and that they are sometimes sources of particulate contamination. 
There are some non-isotropic chemical etches in the form of orientation depen- 
dent etches. Some etchants, potassium hydroxide (KOH), will etch a given silicon cry- 
stal plane faster than another. Although not a main branch of integrated circuit fabri- 
cation, it is possible to precisely etch "U" and "V" groves in silicon2 to make high vol- 
tage (punch through limit) field effect transistors. The majority of integrated circuit 




Silicon is chemically etched in a mixture of nitric acid (HN03) and hydrofluoric 
acid (HF) in either water or acetic acid (CH3COOH). The overall reaction, given in 
equation 2.20, is the result of two sub reactions. 
Si (solid) + HNO 3 (liquid) + 
6HF (liquid) -. 1' 
II 2SF 6 (solute)+ HNO 2 (liquid)+ H20 (Uquid)+H2(gaz) 
(2.20) 
The nitric acid oxidises the silicon through an auto-catalytic hole producing reaction 
with the HN02. The resulting silicon dioxide is then etched by the hydrofluoric acid to 
produce the- solute product in equation 2.20 which it transported away by the solution. 
Depending on concentrations etch rates of up to several hundred microns per minute 
can be achieved. An oxide mask, which is etched slower than the silicon'39 is needed 
because photoresist adhesion is not good. 
Polysilicon. 
Polysilicon is etched with similar etches to silicon. Since photoresist is attacked by 
nitric acid, an oxide mask, 39 patterned by the photoresist layer, is used to protect the 
areas to remain. The polycrystalline film etches slightly faster than the monocrystalline 
silicon. 
Silicon Dioxide. 
Silicon dioxide can be etched with hydrofluoric acid at room temperature, but the 
etch rate is too high and also attacks the resist-oxide interface. Diluted HF in water 
can be used but the solution rapidly loses its acidity making control of the etch diffi- 
cult. The popular solution, called buffered HF, contains the buffering agent 
ammonium fluoride (NH4F) which helps to maintain a constant acidity of the solution. 
Thermal oxide can be etched at about 1500A minute -I at 30*C in a 4: 1 NH4F: HF 
solution. Less dense, and therefore faster etching, pyrolytic oxides are often etched in a 
25: 1 solution. 
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Silicon Nitride. 
Silicon nitride can be etched with buffered HF but the etch rate is slow and obvi- 
ously not selective to Si02- Orthophosphoric acid (H3PO4) will etch silicon nitride a 
few hundred Angstroms per minute at 165*C. Unfortunately an oxide mask must be 
made first as resist will not tolerate the high temperature. 
Aluminium. 
Aluminium can be etched in a number of etchants3 however a mixture of ortho- 
phosphoric acid (H3PO4), nitric acid (HN03) and acetic acid (CH3COOH) is the most 
common. Some dilutions can etch aluminium at rates up to 1ýLm minute-'. The pro- 
duction of hydrogen gas bubbles by the reaction necessitates constant agitation to 
achieve uniform results. 
2.5.2. Dry Etching. 
Dry etching uses gasses and plasmas to etch the various layers present during 
integrated circuit fabrication where wet etching used liquids. Dry etching, as evidenced 
by the number of papers readily available, 40-52 has now become an indispensable tech- 
nique in VLSI microfabrication. There were seven reasons to change from wet to dry 
etching. They are, roughly in order of importance; 
1) Excellent fine line definition. 
2) High directional etching (Anisotropic). 
3) Good selectivity. 
4) Smaller chemical volumes, giving lower chemical costs, and 
5) Less environmental impact. 
6) It is easier to automate than wet etching. 
7) There is greater repeatability between batches. 
The drawbacks are; higher equipment costs, possibility of radiation damage to wafers, 
and contamination from apparatus self-sputtering. Reference (44) gives an excellent 




Although there are at least a dozen dry etching configurations, they can be 
grouped into four classes based on the etching mechanism. The etching mechanisms 
are; Physical etching, chemical etching, chemical-physical etching, and photo-chemical 
etching. The selectivity and degree of anisotropy are the primary considerations when 
comparing etches. Both factors are of increased importance in small geometry 
processes. Anisotropic etches are important in patterning short transistor gates which 
would otherwise be completely undercut in an isotropic etch. Selectivity is important to 
avoid damage to thin underlying and masking layers. 
All etching mechanisms, with the exception of photo-chemical, 44 and Some chem- 
icalsO mechanisms, use a plasma as the etchant. Most of the plasmas are created by 
subjecting the etchant gas to R. F. excitation of a few hundred watts at 13.56 Mhz, 
with pressures between 10-4 and 1.0 Torr. The resulting plasma contains positive ions, 
electrons, negative ions, and neutral gas atoms. It may also contain neutral free radi- 
cals (dissociated variants of the feed gas) which are extremely reactive. Etching equip- 
ment is designed to favour a particular etching mechanism which in turn determines 
the plasma constituent which does the etching. The etching mechanisms are described 
in the following sub-sections. 
The physical etching mechanism is quite simply the sputtering of the wafer sur- 
face by an ion formed in a chemically inert gas plasma. The process is highly anisotro- 
pic, but since everything is sputtered equally non-selective. This mechanism is not 
intentionally used in microfabrication. 
The chemical etching mechanism occurs when a reaction between the layer to be 
etched and some component of the plasma, or a spontaneous etchant, 50 produces a 
volatile product. The process is isotropic and highly selective making it ideal for some 
processing steps. A number of successful chemical etchers exist, including the original 
plasma asher for removing photoresists. 
Chemical-physical etching is a synergistical combination of the two separate 
mechanisms. It has increased selectivity over physical etching and increased anisotropy 
over straight chemical etching. It is the basis of the most popular reactive ion etcher 
(R. I. E. ). Essentially this mechanism uses plasma generated line of sight energetic ions 
-so- 
to bombard the surface along with chemically active etching species. The synergy 
between the two mechanisms can take four forms. 
1) Chemically enhanced sputtering. Chemically weakened bonds facilitate physical 
sputtering. 
2) Physically enhanced reactivity. Physical damage by bombarding ions increases the 
chemical reactivity of the surface material. 
3) Chemical Sputtering. Energy from bombarding ions drives the chemical reaction. 
4) Auto-resist film formation and sputtering. The chemical reaction produces a reac- 
tion, stopping film on the surface of the material. Line of sight energetic ions 
sputter away the film on horizontal surfaces thereby causing anisotropic etching. 
Depending on the etcher configuration and conditions any of these mechanisms might 
concurrently be active. 
Photo-chemical etching uses line of sight photons to drive surface chemical reac- 
tions which produce volatile products from the material to be etched. As a result it is a 
highly anisotropic etch and can have good selectivity. The photons may assist the 
chemical reaction by excitation of the; gas phase reactants, the adsorbed species, or the 
solid. This mechanism is a promising area of research but is not yet commercially 
applied. 
Etching equipment. 
There are a number of etcher configurations and confusing nomenclature for 
them, 44 only three of the most common, barrel etchers, plasma etchers, and reactive 
ion etchers (R. I. E. ) will be discussed here. 
A barrel etcher, see figure 2.6, processes batches of wafers positioned vertically 
and electrically floating in the center of etcher. To avoid radiation damage, the wafers 
are usually shielded by some sort of screen or tunnel from all but neutral radicals in 
the plasma. The plasma is created by R. F. energy which is capacitively coupled to elec- 
trodes usually outside the container. Gas inlet and vacuum exhaust ports are provided 
in the container. Etching pressures vary from 300 mTorr to 5 Torr. 39 The etching 
mechanism is chemical so the resulting profile is isotropic. Drawbacks of the barrel 
etcher are; isotopic etching, flow dependent uniformity, and it cannot etch materials 
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like 8iO 2 on silicon or Al -Si alloys. Although it is possible to etch polysilicon and sili- 
con nitride its main use now is isotropic stripping of resist. In that application it has 
the advantage of high selectivity, and minimum chemical waste problems. Etch rates of 
up to 6 I. Lm min-' have been reported. 
44 
Planar etchers, also shown in figure 2.6, (which are sometimes called parallel 
plate or plasma etchers) differ from barrel etchers in a number of ways. The wafers sit 
flat on their backs on the grounded electrode directly in the plasma. A parallel elec- 
trode above the wafers is driven by the RX generator through an impedance matching 
network. Processing pressures are controlled somewhere between 100 and 300 mTorr. 
Processing gasses are introduced at the circumference of the lower plate and drawn off 
through a central exhaust vacuum port to provide a radial gas flow. The etching 
mechanism is mostly chemical with some physical-chemical action depending on 
operating conditions. 
It has the advantage over barrel etchers of increased etch rates due to ionised 
species and it has some directionality as a result of sputtering by negative ions'or elec- 
trons. The maximum sputtering energy is the plasma potential multiplied by the ion or 
electron charge. Reference (53) shows a plasma potential distribution. Disadvantages 
are that a high plasma potential is required to achieve directional etching which can 
lead to loss in selectivity, radiation damage to oxides, and contamination from sputter- 
ing of the container walls. The main uses are to etch oxides with high selectivity 
(100: 1)5 over silicon with high etch rates (10'A minute'). 
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Figure 2.6. Common Dry Etcher Configurations. 
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Reactive ion etching uses a strong physical component of a chemical-physical 
etching mechanism. Wafers are supported on the driven electrode, in a planar reactor 
or specialist R. I. E. etcher configuration ( figure 2.6). The wafers along with the driven 
platter achieve a negative potential of about half the peak R. F. potential. This can be 
several hundred volts negative relative to the plasma resulting in positive ion bombard- 
ment allowing high degrees of anisotropic etching. The grounded electrode is usually 
made much larger to avoid negative ion and electron sputtering. The only other differ- 
ence between planar and R. I. E. etchers is that the pressure range tends to be lower 
operating at a few tens of inTorr. R. I. E has the advantage of controlled aniSotropy47,51 
over planar etching. Its disadvantages are reduced selectivity, lower etch rates 
(=500A minute-'), and possible radiation damage. 
R-LE was not considered a viable process as recently as 198353 but its importance 
now45,46,48,49 probably got its boost when commercial processing went smaller than 3 
ýLm- They are now probably the mainstay of commercial microfabrication etching 
everything from silicon, polysilicon, and nitride to a variety of metals. 
A recent advance is the magnetron reactive ion etcher, 42,54 shown in figure 2.6. 
It uses magnetic fields to increase electron paths in the plasma to increase the number 
of free radicals generated and boost the etch rate. This has made single wafer etchers, 
which have increased uniformity, possible. It also reduces the power required for a 
given etch rate thereby reducing the probability of radiation damage. 
Etching chemistry. 
The result of plasma etching a layer depends of course on the material etched but 
also the conditions and etchant gasses used. The amount of damage to substrate layers 
also varies with chemistry and conditions. The effect of various chemistries and condi- 
tions are briefly described below. 
Table 2.3, after reference (43), summarises the effect of various parameters on 
the etch profile. Reference (41) have used these variables to achieve controlled varia- 







Reactant Concentration Low High 
Gas Reactivity Low High 
Unsaturate Concentration High Low 
Product Volatility Low High 
Gas pressure Low High 
R. F. Power High Low 
R. F. Voltage High Low 
Table 2.3, Effect of etcher parameters on profile. 
The actual chemical reactions occurring during plasma etching are not well 
understood and are certainly beyond the scope of this review. However, a simple sum- 
mary is possible. Four main reactants are used for etching almost all materials; oxygen 
is used to etch organic polymers, silicon dioxide and silicon nitride use carbon-fluorine 
compound radicals as the etchant, and other materials are etched with either fluorine 
or chlorine based reactants. Common feed gasses are; 
Group 1: Chlorine containing gasses to produce Cl radicals are; Boron-trichloride 
(BC13), Carbon-tetrachloride (CC14), Chlorine (CID, and Silicon- 
tetrachloride (SX14). 
Group 2: Fluorine containing gasses to produce F radicals are; Carbon-tetrafluoride 
(CF4), Silicon-tetrafluoride SO 4, and Silicon-hexafluoride JSJF 6 
Group 3: Fluorocarbon containing gasses to produce CF radicals are; CF4, CHF3. 
C2F6, and C3Fs. 
Group 4: Pure oxygen plasma is used to produce energetic oxygen to etch hydrogen 
and carbon containing films. 
Other gasses, such as oxygen and hydrogen, are often added to gas mixtures to 
increase radical formation, alter polymer formation, or improve selectivity. Table 2.4 
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summarises etching of important materials. 
F Product E Important N 
Material e e 
Reactant (state) 
t 
c Selectivities t 
d h e 
Polymers H20 (vapour) metals (high) 
4 0 CO(la, ) I silicon (high) 
(Photoresist) 
CO 2 Uas) oxide (high) 
Si02 (10-40: 1) 
Silicon 2 F SiF4 (gas) Si3N4 (5'10: 1) 1 
1 CIX12 SiC14 (volatile) A Si02 (10-50: 1) 2 
Silicon SiF4 (gas) 
3 CF, CO (gas) A Si (10: 1) 3 
Dioxide 




A Si (15: 1) 3 
Nitride N2 (gas) 
Tungsten 2 F WFr, (volatile) A 
Si02 (high) 4 
Copper 1 C19C12 CUCI 3 (non -volatile) 
5 
AlC13 SiO2 (25: 1) 4,6, 
Aluminiurn 1 C1 X12 A 
I I I (quasi --volatile) I I Si (1: 2) 171 
A: Anisotropic Etching 
I: Isotropic Etching 
Table 2.4, Dry Etching Chemistry 
Notes: 
1: Oxygen is a common additive gas to stop unsaturates, CF2.,, and SF2., from form- 
ing. 
2: The anisotropic etch is due to physically enhanced reactivity. 
3: Hydrogen is a common additive gas to remove fluorine radicals and increase 
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selectivity to silicon. 
4: Etch initialisation is complex due to native oxides. Sputtering is usually employed to 
break through the oxide. Water vapour compounds the problem. 
5: Copper-chloride deposits are a problem in Al-Cu alloy films. The sputtering com- 
ponent must be high to avoid residue. 
6: Immediate post etch cleaning is important to stop HC1 formation and etching. 
7: Anisotropy is likely achieved by sidewall polymerisation (CC12)- 
2.5.3. Dry Plasmaless Etching. 
There have been reports5O of dry plasmaless etching of silicon using fluorine con- 
taining spontaneous etchants. Etchant gasses such as XeF2, C1F3, BrF3, BrFs and IF5 
were all shown to spontaneously etch silicon with high selectivities over silicon dioxide. 
Although there are drawbacks such as isotropic etching, and highly expensive gasses, 
research interest is supported by the high selectivities achieved without any radiation 
damage. 
2.5.4. End Point Detection. 
Because of variations in etch rates both between wafers and runs in wet and dry 
etching it is essential to have some method of end-point detection. It allows some con- 
trol over etch uniformity, line width control by avoiding overetching, and in poor 
selective etches avoidance of substrate layer damage. 
In wet etching an operator looks for de-wetting to indicate that the etch has com- 
pleted (liquid adheres to Si02 and SV4 but not bare silicon). 
Dry etching poscs the difficulty that the wafers are contained within a reactor. A 
small view-port is usually fitted to allow an operator to observe the colour changes 
associated with varying absorption of the thinning films. When the rainbow effects 
stop the layer is etched through. Although reasonably successful the technique is nei- 
ther automatable nor highly consistent. 
A number of automatable techniques have been tried but as yet there is no clear 
winner. The techniques are to monitor; the gas species or reaction product either 
through optical emission or mass spectroscopy, the film thickness on the wafer by laser 
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reflectometry, some parameter of the glow discharge, or by detecting a change in 
plasma impedance. 
2.5.5. Section Summary. 
Methods to selectively remove regions of a layer by either wet chemical or dry 
processing techniques has been described in this section. These techniques are neces- 
sary to pattern the layers to achieve some integrated circuit design. As will be shown in 
the next section, patterning alone is not sufficient but selective changes in the layers 
composition is also required to produce functional circuits. 
2.6. Changing Layer Composition 
The intentional introduction of electrically active impurities into a semiconduct- 
ing crystal, or doping, is an essential step to all forms of integrated circuit fabrication. 
Changes to the impurity concentration of a layer can be achieved by introducing 
dopants into a layer or the bulk crystal by either diffusion or implantation. Redistribu- 
tion of the dopants in a layer can be achieved by thermal diffusion. 
Other thermal techniques such as annealing, which can be used to re-order the 
crystal lattice and electrically activate the dopants, and sintering which is used to 
improve the interface between layers, also effect layer composition. 
These techniques are considered in turn in each of the following sub-sections. 
2.6.1. Diffusion. 
Most books on integrated circuit processing have a section on diffusion. 2,4-6,8,55- 
57 A good introduction to diffusion and models is reference (5). References (55) and 
(56) contain the greatest detail. 
Diffusion is the mechanism by which impurity or dopant atoms migrate through 
the semiconducting crystal. The diffusion action might be intentional, with a source of 
dopants supplied to the crystal surface in order to change the electrical characteristics 
of an area of the crystal, or, diffusion may be an unintentional side-effect of some 
other process where the total concentration of dopant atoms in the crystal remains con- 
stant but are distributed in a larger volume of the crystal. 
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Diffusion Mechanisms. - 
'Mere are presently four recognised mechanisms for diffusion; vacancy substitu- 
tion, interstitial motion, interstitialcy mechanism, and the crowdion mechanism. 
Vacancy substitution requires unfilled crystal lattice sites, called point defects, in 
order to occur. A diffusing atom can take up position at a point defect, it then waits 
for another point defect to form in the direction of diffusion before moving into it and 
vacating the previous one for a following atom. The rate of diffusion depends on the 
point defect generation rate, which in turn depends on the temperature. Most dopants, 
usually group 3 and 5 elements, in silicon diffuse by this mechanism. For common 
dopants the temperature must be over 1000*C to give the lattice enough energy to gen- 
erate sufficient point defects for appreciable levels of diffusion. 
Interstitial motion refers to diffusion of impurity atoms through the space between 
the lattice sites. Since interstitial sites are normally vacant, diffusion is faster by this 
method as the diffusing atom need not wait for a place to go. As a result the activation 
energies and therefore temperatures are much lower. Impurities, especially group 1 and 
8 elements which have small atomic radii, diffuse by this method. 
The interstitialcy mechanism is essentially transport by interstitial motion but then 
the diffusing atom exchanges places with lattice atom which then becomes interstitial. 
The crowdion mechanism of diffusion is based on crystal structure defects. A 
diffusing atom sits between two lattice sites but not interstitially, a lattice atom is dis- 
placed by its presense to a similar position to the opposite side, 55 resulting in displace- 
ment of the defect and the diffusing atom. 
Modelling Diffusion. 
If the doping concentrations are very high, or dislocations are predominate, or 
other diffusing impurities are present, then complicated mechanisms are required to 
model the diffusion. 55 For the simpler case Fick's law can be used to describe the dif. 
fusion process. 
Fick's laws which were developed in 1855, to deal with constant isotropic diffu- 
sion, can be applied to impurity diffusion in silicon crystals since the lattice is cubic 
and therefore isotropic. Fick's first law states that the flux density of diffusing atoms is 
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proportional to the concentration gradient of the impurity or; 
J=-DVN (2.21) 
Where: 
J is the flux density of diffusing atoms. 
D is the diffusivity coefficient. 
N is the concentration of the diffusing atoms. 




Fick's second law, equation 2.23, can be derived from this using continuity and allow- 




5t a X2 
(2.23) 
It states that the rate of change of impurity concentration with time is proportional to 
the second spatial derivative. 
Solutions for various boundary conditions, such as constant surface concentration 
(diffusion doping from gas, solid, or deposited surface dopant sources), or constant 
total concentration (redistribution after ion implantation) can be determined in closed 
form as a function of position and time if the diffusion coefficients are considered con- 
stant. Solutions for temperature and concentration dependent diffusivities can be deter- 
mined with numerical methods on a computer. The effect of internal electric fields can 
be modelled similarly. References (5) and (4) give diffusion constants as a function 
of reciprocal temperature for common dopants. 
The maximum concentration of dopant which can be dissolved in a solid at a 
given temperature is known as the solid solubility limit. It is an important factor to 
consider during diffusion as it limits both the maximum doping concentrationt and the 
maximum surface concentration. For common dopants such as arsenic, phosphorus, or 
boron the solid solubility is around 1021 atoms cm'. References (4,5), and (8) give 
detailed graphs of the solid solubility limit as a function of temperature. The solid 
t it is possible to exceed them limits using ioa implantation and RTA. 
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solubility limit often makes modelling of diffusion doping simpler since as long as the - 
ambient has abundant quantities of the dopant the surface concentration of the crystal 
can be assumed to be at the solid solubility limit. Therefore no complicated gas flows 
or dopant material diffusions need to be considered. 
Some CAD modelling programs use a more sophisticated model which also con- 
siders other diffusion mechanisms and diffusion of impurities out of the wafer during 
heat treatment. 
Diffusion Technology. 
Dopant addition can be accomplished by diffusion from ambient gasses, solid 
sources, or spin-on sources, during heating in a standard furnace tube. 
Gas source diffusion is usually performed in two stages. First the wafers are sub- 
jected to a lower temperature ambient of the doping gas to achieve a certain doping 
concentration. Then a high temperature neutral ambient is used to drive in the dopants 
to the required depth. The temperature ranges are 800 to 1200 *C. Table 2.5, contains 
a list of common dopant gasses, and liquids. Dopants from liquid sources are tran- 
sported to the wafers by bubbling a carrier gas through a heated liquid bath. In all 
cases doping occurs from an oxide that forms on the Wafer surface. 
Dopant Source State 





ASH3 gas Arsenic 
ASC13 liquid 
Table 2.5, Gas diffusion doping sources. 
Although gas doping appears straight forward some dopant gasses present extreme 
safety problems due to their toxicity. One solution to that problem is to use solid- 
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source wafers which are non-toxic at room temperature. 
Solid-source dopant sources have the same dimensions as wafers. They are some- 
times referred to as planar diffusion sources. 58 In practice they are placed between the 
active surfaces of two product wafers. At high temperatures the sources are reduced 
and dopant atoms diffuse across the small gap to the surface of the product wafers. 
The sources usually stay in place for the entire doping step. Again surface oxides are 
formed during the process and must be removed before other processing steps. Table 
2.6, lists some solid-source dopant materials. 
Dopant Source 
Boron BN 
Arsenic As. 203, AlAs03 
58 
Phosphorus P205 
Table 2.6, Solid-Source Dopants. 
Spin-on dopants, as the name implies are applied directly to the surface of wafer 
by a machine similar to that used for photoresists. They are dopant incorporated 
glasses which are suspended in an organic solvent. The solvents will evaporate in about 
an hour at 2000C after which the film is ready for use. The wafers are then placed in a 
standard furnace with a nitrogen, and 1% oxygen getter, ambient at 800 to 1200 *C for 
around 1 hour to allow diffusion into the wafer surface. 59 The remaining glass is then 
removed by an oxide etch. Borosilicate glasses, and borazole (boron-nitrogen) poly- 
mers are common dopants. Arsenic and phosphorus sources also exist. Problems with 
doping profile consistency with spin-on dopants require careful control of deposition 
conditions such as humidity. Batch to batch variations can also be caused by the 
materials poor shelf life. 
Another method of providing a source film for diffusion is to deposit Si02 with 
incorporated dopants using CVD techniques. After the source film has been deposited 
by either of the two methods a two stage process is used to achieve the required dop- 
ing. First a short doping thermal process is used to dope the surface of the wafer, then 
the wafers are cleaned and transferred to a clean diffusion tube, where a long high 
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temperature drive-in stage is used. That method avoids the diffusion of contaminates 
into the wafer. 
It is possible to define the area of a wafer that is to be doped by covering non- 
doped areas with an oxide mask. The oxide acts as a diffusion barrier to the dopant. 
The thickness of the oxide must be tailored to the diffusivity of the dopant and to the 
time and temperature of the diffusion step. 
2.6.2. Implantation. 
Ion implantation is a widely used alternative to diffusion for introducing dopants 
into specific areas of integrated circuits. Ion implantation involves production of an ion 
beam of dopants, selection of specific dopant species from that beam, and acceleration 
of the selected ions to sufficient energy to penetrate a specific distance into a silicon 
target wafer. Energy ranges of 3 KeV to 2 MeV have been used to give concentrations 
between 1014 and 1021 atoms CM -3 and depths between 100A and approximately 1 ýLm. 
Ion implantation has advantages over diffusion which have allowed the present state of 
integration. However implantation and diffusion -should be thought of as complemen- 
tary technologies not competing ones. Table 2.7, shows some comparisons between the 
two technologies. 
There arc a number of reference sources on ion implantation, 2,4-7,60-66 including 
dedicated books. 67,68 Reference (61) gives an excellent review and both references 
(67) and (68) give good depth on some of the problems. 
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Comparison In Implanter Diffusion Sources 
Range of Doping 
Concentrations 1014 to 1018 1017 to 1023 
(Atoms cm -3) 
Depth of <lpm up to 25ýLm 
Profile =2pm. with 1MeV (shallow control poor) 




and error functions 
oxides oxides 
polysilicon polysilicon 
Masking Materials nitride nitride 
photoresist 
(physical blocking) (diffusion blocking) 
Processing Temperature Low (room temp. ) high (800-1200 *C) 
Time Step 10 minutes (medium dose) Several Hours 
Lateral Spread Low (scattering) High (diffusion) 
Abrupt Junctions Possible Very difficult 
Crystal Lattice Disorder Wafer Warpage 
Damage Caused 
Possible Radiation Damage Surface Contamination 
temperature and Control of Dose easy time dependent 
Dopant Purity High (mass selected) Dependent on source 
Concentration good - for high doses excellent Uniformity poor - for low doses 
Equipment Cost High Medium 
Equipment Complexity High Low 
Throughput good high 
Table 2.7, A comparison of diffusion and implantation doping. 
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Prortle Control 
Impurity profile control can be broken into two aspects, total dose and position. 
The total dose is easily controlled since it is basically the product of the ion current 
and the implant time. The position of the implanted ions is slightly more complicated. 
The mean range of the implanted ions is the position where the ions have, on 
average, lost all their incident energy through collisions with lattice atoms. The range is 
therefore proportional to the implant energy for a given dopant species and target. 
There are two energy loss mechanisms in operation. Elastic (ion-nuclei) interactions 
which cause both energy reduction and incident ion trajectory changes, and inelastic 
(electronic interactions) which cause only energy loss. Nuclear collisions are important 
for lower energy higher atomic mass implants, and electronic stopping is more impor- 
tant for the higher energy lower mass implants. 
The spread of the range is statistical in nature with some ions suffering fewer col- 
lisions and penetrating deeper than others which stop quicker after more frequent colli- 
sions. The spread of the range is also incident energy dependent. 
Vertical Distribution. 
On a first order approximation the distribution of ions in the crystal can be con- 
sidered a gaussian profile because of the statistical nature of ion stopping. There is 
however a distinct skewness to the distribution giving a tail deeper into the substate. 
Although Lindhard, Schoff, and Schiott have developed a widely used theory for 
the range of implanted atoms in an amorphous material called LSS, 67,68 it is usually an 
empirical model called the Pearson-IV solution which is the basis of CAD programs for 
ion implantation. It considers; projected range, projected range straggle, skewness of 
straggle, and kurtosis of the profile. It ignores channeling of ions, and two dimensional 
effects. Modelling of implantation is further complicated by implanting though an 
oxide, either the 30 angstrom native oxide, or an intentional thicker oxide designed to 
prevent surface contamination and to direct more of the implant to the surface of the 
semiconductor. 
Silicon crystals have a structure which if aligned correctly to the impinging ion 
beam presents channels through which the ions may pass with relatively fewer collisions 
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than they would have in an amorphous solid. This behaviour is called channeling, and 
presents a problem in controlling ion range since the channeled range may be 2 to 50 
times larger than the amorphous target range. 64 Once channeling starts collisions steer 
the ion along the channel deeper into the substrate which accounts for the long tails on 
the impurity profiles. 
The standard solution to this problem has been to tilt the plane of the incident 
ions relative to the wafer so that the wafer appears amorphous. However some ions 
can still channel after nuclear collisions steer them into channels. The standard anti- 
channeling angle of 7 degrees, which was taken as half the angle between the major 
<100> channeling axes of <001> and <133>, has recently been shown64 to have 
been just a lucky choice (since it is very close to a minor channeling axis) by a map of 
the entire channeling characteristics which suggest that just under 4 degrees would 
have been a better choice. 
Another solution to the problem is to pre-implant silicon or argon into the target 
wafers to amorphise the surface. 66 Dopants, can then be implanted normal to the sur- 
face which has a number of advantages in certain process designs. 
Both the anti-channeling implant angle and the lateral straggle of ions due to 
direction changing collisions cause appreciable concentrations of dopants; under the 
implant mask edges. Since the channel length of MOS transistors depends on this 
masking, lateral straggle is of increased importance in small geometry processes. The 
amount of lateral straggle is roughly proportional to the depth of the implant. It is 
about 50% of the boron, 25% of the arsenic, and 40% of the phosphorus doping pro- 
file depth. These values are usually increased by unintentional diffusion during subse- 
quent thermal processing. 
Similar statistics and modelling to the vertical profile can be applied to achieve 
computer models of the lateral profile. There are some computer processing simulators 
which can perform two dimensional modelling of implant profiles. 
Because of nuclear collisions during implantation the crystal structure of the sem- 
iconductors become disordered. 2,67 In some cases of higher doses the surface can 
become amorphous and annealing of this damage is required after implantation. 
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Implanter Apparatus., 
There are three different types of implanter design which can be classified by the 
beam current being low (100liA), medium (1mA) or high (10mA). Low and medium 
current machines are similar. High current machines are the most popular. 
Reference 
(62,67) compares target scanning mechanisms for uniformity and complexity. A 
schematic high current implanter, shown in figure 2.7, will be briefly described here. 
The main components of implanters are Ion Sources, Mass Analyser, Accelerator 
Tube- Beam Line. Imnlant Chamber. Vacuum Systems. 
Implant 
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Figure 2.7, A schematic of a high current implanter. 
Most ion sources produce ion beams from an ionised plasma of a dopant feed gas 
created between an anode and cathode. High current machines use helical hot fila- 
ments or hot tungsten rods as cathodes. Often magnetic fields are used to increase ioni- 
sation efficiency. An ion beam is extracted through a slit aperture and across a pre- 
analysis acceleration gap (usually between 25 and 50 KeV). Most feed sources are 
gasses to allow quick change of dopants, however solid sources are also used to avoid 
toxic gas problems and to allow special dopants. Solid sources are vapourised in ovens 
to produce ionised species. Table 2.8 lists some of the possible dopant sources. 
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Table 2.8, Common Ion Source Feed Material. 
Mass selection is required to separate the compound ion beam into the separate 
components so that the impurity profile can be controlled. Mass selection is invariantly 
done by magnetically bending the beam through 60 or 90 degrees (see figure 2.7). The 
magnetic field is adjusted so that only the desired dopant is introduced into the 
acceleration tube through a selection slit. For example BF3 ionises into (in order of fre- 
quence); B"+, BF*, F+, BF*", BII++ and isotopes. Obviously B11+ is normally 2 
selected, but B11" is sometimes used to get twice the energy out of the accelerator, 
and BF2' is used to get minimum energy boron for shallow implants. 65 Non-selected 
ions simply fail to make it through the slit and after sputtering a disposable selector 
liner get taken away by the vacuum system. 
Since modem implanters use post analysis acceleration to improve beam current 
control and reduce the size of the analysis magnets, the ion sources and analysis system 
operate at elevated potentials and for safety are remotely controlled by fibre-optic 
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controls. 
The acceleration tube consists of glass rings with aluminium electrodes between 
them. Resistors divide the acceleration potential evenly along the tube to give a con- 
stant acceleration. The final stage is usually a 2KeV decelerator to suppress electron 
bombardment and X-ray generation. Although the tube is designed to keep the beam 
together it is divergent as it leaves the tube. Modem very high potential systems use 
twin accelerators. 63 
The beam line contains the final focusing elements for the beam. Electrostatic or 
quadrapole lenses are used. A neutral trap is also provided for machines which use 
electrostatic scanning. 
Since the beam is not large enough or does not have enough uniformity to 
implant an entire wafer at a time it must be scanned over the wafer. Low and medium 
current machines are single wafer oriented and tend to have electrostatic scanning. 67 
High current machines are batch oriented arid characterised by their large implant 
chamber housing some type of mechanical scanning system. 62 The target chamber also 
usually contains the mechanisms for monitoring the dose. The current of a Faraday 
Cup67 is oftcn used to do this. 
There are a number of vacuum systems required in modern implanters. They are 
usually either oil diffusion pumps, with liquid nitrogen traps to reduce contamination 
of wafer surfaces with pump oil vapour, or cryogenic pumps, which are popular in 
newer systems as they completely avoid oil vapour problems. Tablc 2.9 lists some of 
the requirements of an implanter vacuum system. The lower pressure in the flight tube 
is required to avoid beam blowup and self neutralisation. 
Area Pressure Special Requirements 
Ion Sources 101 Torr Elevated Voltages 
Flight Tube <10-5 Torr Low pressure 
Implant Chamber 10-s Torr Fast Pumping 
Table 2.9. Implanter Vacuum Requirements. 
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2.6.3. Annealing. 
The lattice structure of the semiconductor crystal becomes disordered or damaged 
during ion implantation, and because crystal order is necessary for good electrical 
characteristics, the order of the crystal must be restored. The thermal treatment 
required to achieve this is called annealing. 
A separate problem which exists after ion implantation is that most dopant atoms 
do not occupy a lattice site, and as such are not electrically active. Diffusion during 
annealing allows them to take up lattice occupancy and become electrically active, 
which is why annealing is sometimes called activation. 
Most books which have a section on ion implantation also mention anneal- 
ing. 5,6,61 References (60,67), and (2) however have good detail on the subject. Since 
annealing is a thermal process it also gives rise to unwanted re-distribution of dopant 
concentrations. Rapid Thermal Annealing (RTA) has recently been developed to 
avoid that problem, and judging by the number of references available, 65,66,69-72 it is 
quite a hot research topic. 
Furnace Annealing. 
A standard furnace tube, figure 2.3, with a nitrogen ambient can be used to 
anneal silicon wafers. Temperatures in the range of 600 to 1000 *C are used for 
periods around 30 minutes. Lattice damage is either healed by thermal vibration in low 
doping cases, or by solid-phase epitaxy in heavily damage amorphous regions. Almost 
all dopant atoms will become electrically active during this process. Boron implantation 
rarely produces an amorphous layer and therefore requires a higher annealing tempera- 
ture of around 900*C, Phosphorus and arsenic implants usually produce amorphous 
layers with can be annealed by solid-phase epitaxy at temperatures around 600"C. 
Solid-phase epitaxy rates of up to 500 A per minute are possible making anneal times 
as short as 10 minutes possible which reduce the amount of dopant redistribution. 
Obviously annealing by solid-phase epitaxy has some important advantages. 
Electrical activation of non-amorphous layers, such as boron implanted silicon, 
has three possible mecýhanisms6O depending on the fumace annealing temperature, with 
the maximum dopant activation requiring 30 minutes at 9000C. Solid-phase epitaxy 
-70- 
produces total dopant activation during the short anneal. 
Rapid Thermal Annealing. 
Rapid thermal annealing uses high power sources to heat the circuit side of a 
wafer quickly to high enough temperatures for solid-phase epitaxy to restore crystal 
order and activate dopant atoms. A 'good review of available equipment can be found 
in reference (69). Table 2.10, compares RTA technology to furnace annealing for 
boron doping. In all systems the wafer is thermally isolated so radiation dominates the 
heating and cooling processes. Ultra short annealing is possible with laser beams, 60 ion 
beams, and electron beams. 2 These methods heat the wafer surface above its melting 
temperature to allow liquid phase epitaxial re-ordering and activation. They are mostly 
experimental as there are uniformity and stress problems caused by their small spot 
sizes and therefore surface scanning requirement. 
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Example 
Equipment (Boron Implant Anneal) 
T W 0 A Wafer Anneal Diffusion N 
h a r n Surface Time Distance 0 
r f i n Temp. t 
0 e e e e 
u r n a s 
Energy Source g s t I (sec) h a (OC) 
p h t M 
u r i e 
t 0 c 
I n 
hj 
- D 1000- 
Furnace Tube 360 B 
i 
f 
9SO 1800 1 2000 
f 
Planar S 




Tungsten-Halogen 60 W P 1100 30 200 3 
Lamps E 
Single Water S 
Wall Arc 60 W P 1100 2S Unavailable 4 
Lamp E 
SPE: Solid Phase Epitaxy. 
Diff: Diffusion. 
Notes: 
1: Possible Contamination. Surface requires post anneal cleaning. 
2: Pulse heating Mode Only. 
3: Uniformity requires careful consideration. (Example is BF2 implant). 
4: Needs a lot of support equipment. Thermal ramping is possible. 
Table 2.10, Comparison of Conventional and Rapid Thermal Annealing. 
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2.6.4. Sintering. 
Sintering is a technique used to make good contact between dissimilar materials. 
There are two applications in microfabrication, aluminium-silicon contacts, and sili- I 
cides. 18,20,73 There are two requirements of a sintering process; 
it must promote the 
breakdown of native insulting films, such as Si02, between the materials and provide 
interdiffusion mixing of the two materials. 
73 
Drastic improvements in conductivity of aluminium-silicon contacts can be made 
by sintering. Aluminium is capable of reducing the native Si02 barrier thereby reduc- 
ing the resistance. 19 However, great care must be taken in choosing and maintaining a 
sintering temperature to avoid aluminium spiking into the silicon. The chosen tempera- 
ture must be such that the solubility of silicon in aluminium at that temperature is 
equal to the alloyed concentration of silicon in the aluminium. film. For the common 
0.5% silicon in aluminium alloy that temperature is 435*C. 
Silicides can be produced, as noted earlier, by a number of methods. One com- 
mon method is to selectively deposit a refractory metal over polysilicon. Sintering is 
then used to mix the two layers at their interface. 
Sintering can be performed in a standard furnace tube, figure 2.3, with a nitro- 
gen ambient. Between 400 and 500 *C for 30 minutes is used for aluminium-silicon 
contacts. Rapid thermal sintering is also a possibility. 
2.6.5. Section Summary. 
The change of layer composition through dopant addition using either diffusion 
sources or ion implantation, the re-ordering of crystal structure and electrical activation 
of dopants using thermal annealing, and improvements in layer interfaces by sintering 
were discussed in this section. These techniques play important roles in the electrical 
characteristics of integrated circuits whereas the reliability and yield of integrated cir- 
cuits are the main considerations in the next section. 
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2.7. Changing. Layer Topography 
The need for topography smoothing techniques is largely a recent one caused 
by 
denser packing in VLSI processes. The first problem encountered was achieving ade- 
quate step coverage at edges of contact holes. The second problem, a more recent one, 
is the need to use short depths of field with projection lithography tools 
(see the later 
section on lithography). Both of these problems are solved by some topography modi- 
fying technique. 
2.7.1. Step Slope Modification. 
With the advent of dry anisotropic etching came the problem of depositing metal 
on the sides of vertical contact holes. Stresses at the comers can be high enough to 
cause cracking and conductor failures. A popular solution has been to use dielectrics 
which can be reshaped by thermal reflow leaving sloped sidewalls and rounded comers 
on contact holes. 
Heating of a layer to lower its viscosity and to allow it to reflow over sharp steps 
is a popular method of solving step topography problems. Phosphorosilicate glass 
(phosphorus doped silicon dioxide) or P-Glass is a popular reflow glass in many tech- 
nologies. 2 P-Glass will reflow at 1050*C in about 20 minutes to a fixed angle depen- 
dent on the phosphorus concentration. Angles range from as deposited to 45 degrees 
with concentrations from zero to 6%. Concentrations of higher than 8% are avoided 
because of aluminiurn corrosion by the phosphorus. The range of 6 to 8% is typical. 
Borophosphosilicate glass (BPSG)70,74 reflows to a greater extent at lower tem- 
peratures than P-Glass. Rapid thermal processing 74 has also been applied to glass 
reflow. Angles of 30 degrees have been achieved in 10 seconds at 1100*C for P-Glass 
(8%) and in 20 seconds at 1030*C for BPSG (4%) without significant dopant redistri- 
bution. RTP reflow looks good for future processes. 
2.7.2. Planarisation 
The purpose of planarisation is two fold. One is to reduce depth of field so that 
fine lines can be reliably pattemed onto higher levels. The second is that lower selec- 
tive dry etches require more uniform films to avoid damaging underlying layers. 
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Second level metal layers must be patterned on a planarised surface or otherwise thick- 
ness variations to 2 and 3 times occur near steps in underlying layers. 
T'here are a number of techniques to produce planarisýiftion levels, two of which 
are covered in the next section. A wholly different approach to the problem is to 
design processes which are inherently planar instead of the popular LOCOS3 process. 
Such schemes exist and a popular one for dense memory structures is trench isolation. 2 
Etch Back Planarisation. 
Etch back planarisation is a straight forward approach. 75 A dielectric layer of 
greater than required thickness is deposited. Photoresist is spun on over the dielectric 
and then hard baked above its reflow temperature (=200'C). The wafers are etched in 
a dry anisotropic etch with 1: 1 selectivity of resist to dielectric until all the resist is 
removed. The result is a planar dielectric surface. The drawbacks are that there must 
be tight controls over film thicknesses and etching conditions. 
A variation is bias sputtering, 75 which uses physical etching to sputter away the 
high points of the dielectric layer and to allow recombination to deposit dielectric at 
the low points. It provides for better step coverage but is not a true planarising 
processes and suffers the disadvantage of incorporating impurities in the recombinate 
dielectric. 
Spin Coated Films. 
Low viscosity liquid source films can be used to planarise substrates and to act as 
dielectrics. The method is similar to etch back; coat the wafer with the film, bake the 
wafers to drive off volatile solvents and to provide some reflow, and the surface is 
ready. The drawbacks are that surfaces are never perfectly planar, etch back gives 
better results, and the purity and shelf life of the films are a problem. Some spin 
coated films are; polyimides (organic polymers), epoxies76 and spin-on-glass (Si02 par- 
ticles in a volatile organic solvent). 
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2.7.3. Section Summary. 
The techniques of topography modification, allowing increased yield and reliabil- 
ity, were the topic of this section. The next section on support functions describes other 
techniques which, although important to producing good products, are also not always 
apparent. 
2.8. Support Functions 
I There are many supporting functions which are essential to microfabrication. 
They range from the obvious such as measurement techniques, to those that are some- 
times taken for granted such as cleaning and gettering. The following sub-sections con- 
sider each in turn. 
2.8.1. Measurement tools. 
Measurements are required to control microfabrication processes. Feedback is 
necessary to get the desired film thicknesses, compositions, patterns and impurity pro- 
files. Table 2.11 contains a list of measurement techniques and the following subsec- 
tions describe their principles of operation. Only techniques commonly used for 
microfabrication are discussed here, other research techniques are covered in refer- 




Technique Measures Uses Problems Ref. 
-tive. 
Spreading Impurity can damage 
Resistance Profile 
surface, des- Current Yes 6,55.67,79-81 
tructive for 
profiling. 
4 point sheet resistance 
Probe can damage 
and chemical Voltage No 3,6,55,67,79,91 
surface 
composition 
Cv L33purity Profile Capacitive Dedicated requires expert 55.67 
data interpre- 
tation 
Electro- impurity Very slow but 
Chemical Profile 
yes enhanced reso- 3,67,80 
lution 
Chemical Secondary 
profile can be 
Composition Ions 
distorted by 
SMIS yes 67,77.80,82 
knock-on 
effects 
Auger Chemical Auger 
Trade off 8,78,93 
between spot 





Scanning Surface Map Electrons no 
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measurement Techniques. 







Optical limited to tech- 
Microscope Morphology light no nologies > 8,77 
Morphology Reflected no E-beam 
Topography Electrons yes 
induced dam- 
SEM age and sur- 9,77,78,84 
face contami- 
nation 
TEM Topography Transmitted yes requires special 8,77.78 
Flectrons preparation. 
Interference Film Reflected need to know 
Miklmess Intensity 
no reft-active 6 Measurement Mickness 
index. 
Ellipsometry Thicluiess Polarisation no resolution poor 6.56 
in places due 
to graphical 
computation 
Electzo, - stylus can damage 
mechanical Topography Displace- no 6,8 
Transducers ment surface. 
Addeved by angling sample and measuring laterally. 
* Nomarsld interference method. 
# Species dependent. 
11 As Spreading Resistance or CV. 
Table 2.11, Measuremnt Techniques. 
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Measurement Techniques. 
Range (field) Resolution limit 





1 -20 Wafer 1011-1010CM -1 2000 2OPM 10 
Resistance 
4 point 
>1jLM Wafer 101_10611/t3 0.2pra 1MM 0.5 
Probe 




SINIS 1- 2ýLm. sample size 1015_1023CM -3 # 25 120 0.5-5 loppm, 
Auger 
Spectroscopy as above as above 1019_1023CM -3 as above 10OPM 100ppm. 
Scanning 500-3000A 1019_1023CM -3 - 300A 0.01 
Optical 
1x res. 40ýLrn - 10mm. 200* 2000A - Microscope 
SEM Morpho. 300 x res. Igm - looA + looA 
SEM Topo. 300 x res. 10 mm 100A 100A 
100-- 
TEM 10A 500 x res. 
Interference 
Thickness >150A Wafer 14A 10 ýLrn 
Measurement 




Range (field) Resolution Limit 
later Chem 




mechanical 25A- 100ýLm. 101im - 2.5 mm 25A 2.5pm 
measurement 
+ Achieved by angling sample and measuring laterally. 
* Nomarski interference method. 
# Species dependent. 
" As Spreading Resistance or CV. 
Table 2.12, Measurement Techniques (cont. ). 
Spreading Resistance. 
Spreading resistance is used to determine the resistance of doped silicon. Two 
tungsten probes, approximately 4ýLrn in diameter and separated by 10 to 20 ýLrn, are 
pressed in contact with the wafer surface. A small voltage is applied and the resulting 
current is measured. Then the measured resistance, which can be considered localised 
at the probe tips, can be used* to determine the resistivity of the material which is also 
a measure of the impurity doping concentration. 
Bevels are sometimes cut into samples to allow impurity profile measurements. 
The technique suffers from frequent need of calibration and is mostly used for com- 
parative measurements. 
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Four Point Probes. 
A linear array of four equally spaced tungsten probes can be used to measure the 
sheet resistance of a thin film. Two arrangements are used; current is either forced 
between the outer probes, and voltage measured on the inner ones, or current is forced 
between probes 1 and 3 and voltage measured between 2 and 4, in order to determine 
the local sheet resistivity. This procedure can be repeated over the surface of the wafer 
to determine the uniformity of doping. I 
Capacitance Voltage Measurements (CV). 
Dedicated measurement structures with one electrode of a capacitor being the 
semiconducting crystal can be used to determine impurity doping concentrations. Suit- 
able structures are reverse biased pn junctions and MOS capacitors (which can also be 
used to analyse Si -Si02 interface conditions). 
The technique works by measuring the depletion layer capacitance for various 
bias voltages. The depletion layer capacitance depends on the ratio of electrically active 
impurities on each side of the depletion layer. The depletion layer depth increases with 
increasing bias. An impurity profile by depth can be determined by plotting a function 
of thedepletion capacitance versus a function of the bias voltage. 
Electro-chemical techniques. 
Spreading resistance and CV techniques for measuring impurity profiles can be 
improved by slowly removing the wafer surface whilst analysing the doping. The 
electro-chemical technique uses an electro-chemical reaction to remove a small con- 
trolled thickness from the sample and an electrical technique to determine the doping 
concentration. Controlled surface removal can be achieved by a constant current 
anodising arrangement followed by an oxide etch. Measurements can then be made 
with a spreading. resistance probes. Another method is to use a non-anodising electri- 
cally driven etching reaction with con-current AC capacitance measurements, (using 
the electrolyte as one electrode), to determine the doping profile. 
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Secondary Ion Mass Spectrometry (SIMS) 
Secondary ion mass spectrometry is a technique for analysis of the chemical com- 
position of the substrate as a function of depth. The technique involves; placing the 
sample in a high vacuum, sputtering the surface with a beam of 5 to 15 KeV ions, col- 
lecting the secondary ions sputtered from the surface, mass analysing the secondary 
ions to determine composition of the surface, and building up a surface profile with 
depth as the surface is slowly sputtered away. 
The technique has the advantage and drawback in that the chemical composition 
and not the electrically active dopant concentration is what is measured. The technique 
also suffers from the knock-on effect whereby the sputtering ions drive dopant ions 
farther into the sample. 
Auger Electron Spectroscopy 
Auger electron spectroscopy provides a method of surface chemical analysis. 
Auger electrons can be emitted from a sample if an incident electron or photon 
succeeds in knocking an inner shell electron from its orbit and starts a chain reaction. 
The reaction continues with a higher energy orbital electron dropping into the vacancy 
transmitting energy to an outer valency (Auger) electron which is emitted. The energy 
of the emitted electron is characteristic of the atom. 
Auger electron spectroscopes use an electron beam to initiate that reaction and 
then capture and measure the Auger electrons in order to determine the surface com- 
position of the sample. Since Auger electrons only have an escape depth of about 50A, 
the spectroscope is sometimes used in conjunction with a ion sputtering system to give 
depth profiles. 
Optical Microscope. 
Optical microscopes provide morphological information for control of pattern 
transfer. In almost all cases the microscope images light reflected from the sample. 
One variation is the Nomarsk-i Interference Microscope. It breaks the incident 
light beam into two polarised beams and introduces a path extension into one beam. 
The reflected light, which is the reconstituted beam, is viewed. The result is enhanced 
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contrast between edges of different layers through either constructive or destructive 
interference which provides some depth resolution to the microscope. 
Another variation, which has been automated using computers for image recogni- 
tion, is the image shearing microscope which is used for measuring line widths. The 
reflected light from the sample is broken into two paths, which are separately coloured 
in the manual models, and then recombined introducing a known shift in the path of 
one beam. The result is an overlapping binocular view of the sample. By adjusting and 
measuring the shift required to misalign the image to each side of the line to be meas- 
ured the line width can be determined. 
Scanning Electron Microscope (SEM). 
A scanning electron microscope can be used to examine the surface morphology 
of a patterned integrated circuit. If the sample is cleaved or cut and polished it is also 
possible to obtain a cross-section of the topography. 
A scanning electron microscope consists of; 
1) Electron Gun. 
2) Focus and scanning electron optics. 
3) An electron reflecting sample target. 
4) A scintillating crystal. 
5) A photomultiplier. 
6) Vacuum system for the electron path. 
The SEM works by scanning an electron beam of 1 to 40KeV over the sample. 
The back-scattered and secondary electrons from the sample are detected by the scintil- 
lator and photomultiplier whose current can then be used to modulate the intensity of 
a linked scanning display. 
Possible problems with this system are; electron beam induced damage, and sur- 
face charging of insulators. Destructive gold plating can reduce the charging problems. 
Modem systems with low intensity single scan beams and digital picture storage and 
enhancement can also get around these problems. 
Analysis of x-rays produced as the beam hits the sample can give surface chemical 
indications. Using selective etches on cross-sections before examination can delineate 
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metallurgical junctions. 
Transmission Electron Microscope (TEM). 
Transmission electron microscopes are similar to electron microscopes except that 
higher energies, (60 to 35OKeV), are used to completely penetrate a thin film sample 
of the material to be studied. The transmitted electrons are collected, as with the SEM. 
The relative intensity variations of transmitted electrons as the beam is scanned over 
the sample can be used to determine crystal and even atomic structure. 'ne major 
drawback of this technique is that samples are difficult to prepare. 
Interference Film Thickness Measurements. 
Non-opaque dielectric film thicknesses can be measured by using the interference 
of the multiple internal reflections to alter the reflected intensity of a particular 
wavelength of the illuminating light. Measurements are usually made by focusing an 
optical system on the sample, and scanning a optical spectroscope through the range of 
reflected light noting the spectral frequency of the successive maxima and minima, 
from which the film thickness can be determined. 
Ellipsometry 
Dielectric film thicknesses can be determined by ellipsometry along with the 
dielectric constant if certain optical properties of the substrate are known. Ellip- 
sometry is based on the relative change in phase angle of a circularly polarised wave- 
front reflecting from a thin film. The procedure is to illuminate the sample with an 
elliptically polarised light beam from a NeHe laser, then pass the reflected beam 
through a rotatable polarising filter on its way to an optical intensity meter, and finally 
rotate the polarising filter to determine minimum intensity. The angle of the polarising 
filter can then be used to determine the film thickness and dielectric constant. 
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Electromechanical Transducers. 
Electromechanical transducers can be used to determine surface topography by 
dragging a stylus across the area of interest. An electromechanical transducer generates 
a signal from the stylus motion which after calibrated amplification can be used to 
determine the surface variation with distance. The method is best used for determin- 
ing thicknesses of layers with edges and on the edge shape. 
2.8.2. Cleaning 
Since MOS transistors are surface devices the cleanliness of the wafer surfaces are 
essential to achieve reasonable yield and large scale integration. Attempts are made to 
keep the environment of the wafers clean by using "clean" air laminar flow units over 
work surfaces and by having personnel dress in particle barrier "clean room suits". 
However the wafers still require cleaning to remove particles after certain processes. 
Most steps only require a thorough wash in de-ionised water (D. I. water) and a 
spin dry in warm nitrogen to remove physical particles. D. I. water is used to avoid 
contamination, especially sodium which can adversely affect surface physics. 
Some processing steps such as thermal oxidation of silicon, and especially before 
the critical gate oxide step, require a chemical clean to prepare for high quality film 
growth. A popular four step process3- 10,11 called the 'RCA Clean' is as follows. 
1) Chemically oxidise organic contaminates. 
2) Etch away native oxide and oxides formed by step one. 
3) Wash in D. I. water. 
4) Spin Dry in warm nitrogen. 
Step one is achieved by a mixture of de-ionised water, hydrogen peroxide and 
ammonium hydroxide. The hydrogen peroxide oxidises organics and provides some 
mechanical agitation by hydrogen gas bubble formation. The ammonium hydroxide 
removes some organics by forming a solution with them. The combination can also 
complex some group 1 and 2 metals such as copper, silver, nickel, cobalt, and cad- 
mium. A final cleaning with hydrochloric acid in hydrogen peroxide can remove heavy 
metal impurities completes step 1. A dip in dilute hydrofluoric acid in D. I. water 
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removes the oxides in step 2. After a final multiple spray rinse in D. I. water the 
wafers are dried and ready for oxidation. 
Other solutions are possible, and oxygen plasmas have been used in place of the 
oxidising chemicals to reduce chemical costs and environmental impact. 
2.8.3. Gettering. 
Gettering of contaminates is an important part of semiconductor processing. It 
drastically improves the performance of the silicon-silicon dioxide interface by trapping 
impurities away from the surface where devices are built. 
Gettering can be classified into four groups-. 85 
1) Pre-Oxidation Gettering to the Other side. (POGO). 
Intemal Gettering (IG). 
3) Silicon Gettering by Segregation (SGS). 
4) Extemal Gettering. (EG). 
Gettering action requires three physical effects; the release of impurities or decomposi- 
tion of extended defects, diffusion of impurities or defect constituents to a capture 
zone, and the capture of the impurities to some sink. 
The best references for gettering arc (1,60) and (86) which lists a table of getter- 
ing mechanisms. 
P. O. G. 0 
Pre-oxidation gettering to the other side, or damage gettering, traps heavy metal 
impurities at extended defects on the backside of the wafers. Defects are impurity sinks 
because they locally increase the solid solubility of the impurities in their region. 
Impurities diffuse quicklyl to these sites during thermal treatments. 
Backside damage can be made by; sand blasting, laser melting, ion implantation, 
silicon nitride deposition (thermal stress), backside polysilicon (dislocations at grain 




Internal gettering, often called intrinsic gettering, uses the wafer bulk as a capture 
zone. A pre-processing wafer preparation step denudes the surface of oxygen, incor- 
porated during crystal growth, by high temperature evaporation. The wafer is then 
annealed around 800*C to supersaturate oxygen and SiO, precipitates at the denuded 
boundary. Those precipitates locally increase the solid solubility of heavy metal ions 
resulting in an effective capture zone. 
S. G. S. 
Silicon Gettering by Segregation, also called ion pairing, is a reaction which 
occurs between phosphorus and metal impurities. Two mechanisms are possible. Phos- 
phorus diffusion in the bulk segregates impurities by driving them ahead of the phos- 
phorus concentration (n' wafers only). Phosphorus donates a large number of elec- 
trons to the metals ( Cu, Au, Fe, etc. ) which then attach themselves to the phosphorus 
atom by coulomb bonding and are dragged along with it as it diffuses at temperatures 
above 900*C. Ion pairing with phosphorus at lower temperatures in P-Glass dielectrics 
is important for gettering metals, such as Na, at the latter stages for processing. 
External Gettering. 
External gettering, which is also called ambient gettering, removes heavy metal 
ions to the ambient gasses during oxidation with some chlorine present. Dissociated 
chlorine from HCI gas included in the gas flow during oxidation can form heavy metal 
chlorides88,89 from some impurities producing volatile chlorides which are removed 
through the ambient gasses. Other chlorine sources are being suggcsted88 since HCI 
may attack its gas bottle and actually supply impurities. 
2.8.4. Section Summary. 
Support functions like measurement, cleaning, and gettering techniques were 
described in this section. Although they are often not explicitly noted in a process 
description, those functions are essential to high yielding reliable processes. 
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2.9. Example Process (E. M. F. 6 pm NMOS). 
This section contains an example process of the Edinburgh Microfabrication 
Facility's 6 micron NMOS process, in order to show the way that processing steps are 
combined in order to achieve integrated circuits. With the help of cross-sections and 
impurity distribution profiles generated by computer simulation each step in the pro- 
cess will be briefly discussed. 
2.9.1. Computer Simulation. 
71be CAD tools SUPRA, a two dimensional device simulator, and DEPICT, a 
topography modeling tool, (both products of Technology Modelling Associates) and 
some custom fortran programs, to model re-flow steps, were applied to model an 
enhancement n channel MOSFET. The minimum design rule layout was taken as the 
simulation input. 
2.9.2. Process Steps. 
The E. M. F. 61jm NMOS process is a LOCOS isolation, polysilicon gate process 
with one metal layer. It is a seven mask process with eight photolithography steps (the 
contact mask is used twice). The process flow is shown diagrammatically in figures 2.8 
and 2.9 with the lithography subprocess shown in figure 2.10. The following para- 
graphs will describe some of the importance of each of the 61 steps. 
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Figure 2.9, E. M. F. 6pm NMOS Process Flow (continued). 
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Figure 2.10, E. M. F. 61im NMOS Lithography Process Flow. 
Step 1: The start of wafer processing is the straight forward unpacking of stock 
wafers. 
Step 2: An initial clean is performed, however lately wafers are packed cleaner than 
the result of this step. It involves the standard R. C. A. clean of sulphuric 
acid in hydrogen preoxide to remove and organic contamination followed by 
a dip in hydrofluoric acid and a D. I. wash and dry. 
Step 3: Next an initial oxide is thermally grown on the wafer surface. It is some- 
times called the pad oxide since its purpose is to provide a pad to reduce 
stress during the cooling of deposited nitride. It is measured with an 
interference type thickness measurement machine. 
Step 4: Silicon nitride is deposited by LPCVD to act as an oxygen barrier mask for 
the field oxidation step. Its thickness is also measured by the interference 
technique. 
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Step 5: The first photolithography stage, figure 2.10, is to define the active areas of 
the wafer. The wafer is treated by subjecting it to HMDS vapour to pro- 
mote adhesion by producing a dry skin Of Si02 on the surface. Without the 
oxide positive photoresist adheres poorly to silicon nitride. Next HPR-204, 
a positive photoresist, is spun onto the wafer to give approximately 1ýLrn 
film. The wafers are baked to remove the bulk of the solvents, increase pho- 
tosensitivity, and further improve adhesion. The pattern is then exposed and 
developed. Following a microscopic inspection the wafers are placed in a 
hard bake oven to drive off the remaining casting solvent to further increase 
adhesion but also to stop the remaining photosensitivity. 
Step 6: The active area mask is first used to block boron implantation into all but 
the field regions. The boron implant there increases the field inversion vol- 
tage to prevent parasitic transistors. Figure 2.11, shows a likely cross-section 
after this step. 
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Figure 2.11, Cross-section after nitride mask definition. 
Step 7: The brief hydrofluoric acid dip in this step is used to remove any natural 
oxides from the top of the nitride to prepare it for etching. 
Step 8: Both sides of the wafer are etched in a reactive ion etcher. The active sur- 
face is etched to expose the field areas and all of the backside is etched to 
allow oxide to grow on the backside of the wafer and balance the surface 
side strain. 
Step 9: After the patterning of the nitride the photoresist is no longer required and 
is removed in a fuming nitric acid etch. 
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Step 10: A pre-oxidation clean of the wafer by dipping in hydrofluoric acid removes 
the pad oxide in the field regions and cleans the surface ready for oxidation. 
Step 11: The field oxidation is performed in five stages. First the wafers are slowly 
inserted into the furnace with oxygen only flowing. This allows the wafers to 
warm up gradually and is a safety measure to avoid gassing clean room staff. 
Next there is a5 minute dry oxidation with HCl to clean the wafer surface 
to promote even oxidation. Then a half hour wet oxidation with HCL is 
performed to getter sodium and promote oxide growth. The main 15.5 
hours of wet oxidation forms just over 1 micron of field oxide. A final five 
minutes of dry oxidation facilitates removal of the wafers. The field oxide 
thickness is then measured by the interference technique. 
Step 12: The entire front of the wafer is coated with photoresist which is immediately 
hard baked. 
Step 13: The back side of the wafers can then be etched back to bare silicon in buf- 
fered HF. 
Step 14: The front side resist can be removed. 
Step 15: Any oxide which had formed on the nitride mask is removed to facilitate 
the nitride removal. 
Step 16: The need for the masking silicon nitride is over and is removed in a RIE 
etcher. 
Step 17: The pad oxide is removed from the active regions in a short HF dip which 
also removes some of the field oxide but leaves a profile, as shown in figure 
2.12, that is ready for the fabrication of the transistors. The transistors will 
be built on the silicon surface, and the field region will allow room for inter- 
connect levels and contacts between them. 
Step 18: The second photolithography step covers the enhancement active regions 
with photoresist to block the depletion implant. 
Step 19: The active areas where depletion transistors are to be built have the thres- 
hold voltage adjusted by an arsenic implant making a natural n channel. It 
is implanted before gate oxidation unlike boron since it does not get taken 
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Figure 2.12, The cross-section after LOCOS isolation completion. 
up into the oxide the same way during oxidation. 
Step 20: The photoresist implantation mask is removed with fuming nitric acid. 
Step 21: Next the all important pre-oxidation clean is performed for the gate oxide. 
It is important in cleaning the surface and removing native oxides and those 
formed by the weakly oxidising resist strip to present bare silicon for oxida- 
tion. 
Step 22: The gate oxide is thermally grown using a wet oxidation with HCI in four 
parts as with the field oxide. At this stage the gettering effect is very impor- 
tant to the performance of the transistors. The 17 minute oxidation produces 
a gate oxide around 1000 A thick, which is usually measured by the interfer- 
ence technique. 
Step 23: Next the threshold adjusting boron implants are made through the gate 
oxide for two reasons. One is that the oxide slows the ions and results in a 
higher concentration at the silicon surface. The second reason is that the 
oxide protects the interface from impurities picked up during implantation. 
Step 24: This resist strip is really a cleaning of implanter contamination from the sur- 
face without damaging the gate oxide with the usual HF dip. 
Step 25: The anneal re-orders the silicon crystal and activates the implants in a con- 
trolled manner. Subsequent thermal processing adds to this effect- 
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Step 26: The third photolith stage prepares for contacts between the silicon and 
polysilicon. All areas but where a contact hole should be are masked. 
Step 27: A buffered HF dip is used to cut the contacts. 
Step 28: The contact masking photoresist is removed yet again in fuming nitric acid. 
Step 29: Another brief HF dip prepares the surface for polysilicon deposition and to 
remove any films which got into the contact windows during the resist strip. 
Step 30: About 0.75[Lm of polysilicon is deposited by chemical vapour deposition. 
Step 31: An 18 minute wet oxidation of the polysilicon provides an oxide layer. It 
acts as a etching mask for the polysilicon in the later REE etch. The oxide 
produces a better etch mask than photoresist which is attacked by the oxy- 
gen in the plasma. 
Step 32: The fourth photolith stage masks areas of polysilicon to be conductors and 
gates. At the same time a half a test wafer, which has been through the 
other steps but without fine patterning, is exposed and developed to aid in 
endpoint detection. 
Step 33: The polysilicon oxide is etched in buffered HF in areas not masked by the 
photoresist. 
Step 34: An RIE etch in carbon tetrafluoride and oxygen is used to remove the 
exposed polysilicon in areas not covered with oxide and photoresist. The 
etch is isotropic and will partially undercut the etch mask. Variation in etch 
rate across the wafer will result in some etching of the underlying oxide 
before the polysilicon has completely etched. Figure 2.13, shows how DEP- 
ICr has represented the cross-section after the completion of the etch. 
Step 35: The masking photoresist is removed from the polysilicon oxide using fuming 
nitric acid. 
Step 36: Next the polysilicon. oxide and the gate oxide over the source and drain 
regions are removed using a buffered HF etch. The test wafer exposed in 
step 32 is important in determining the etch endpoint and avoiding under- 
cutting the actual gate oxide. The oxide must be completely removed from 
these areas to allow diffusion doping of the source and drain and the 
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Figure 2.13, Cross-Section after polysilicon definition. 
polysilicon gate. 
Step 37: A pre-diffusion clean of a HF dip is used to remove any native oxides 
immediately prior to the doping diffusion. Incidentally just previous to this 
etch is an ideal wait stage if it is necessary to halt a batch at some point 
since almost all the exposed surface is some form of silicon which can be 
cleaned by this step. 
Step 38: In this step the source and drain and polysilicon gate regions are phosphorus 
doped from solid source dopant wafers in a furnace tube. The crystalline sil- 
icon doping profile is shown in the 3D computer simulation output, in figure 
2.17. The vertical axis is the concentration of the dopant. The Y axis 
represents the distance into the silicon and the X axis represents distance 
along a cross section running from LOCOS isolation through the source, 
across the channel, through the drain, and back to the LOCOS isolation. 
Ile increased depth of diffusion at the isolation side of the source and drain 
is caused by the isolation technology. There is an electric field set up 
between the source-drain dopants and the field inversion dopants which 
affects the source-drain profile. Notice the sharp distinction between the 
source and channel regions before the following thermal steps. After this 
step a test wafer which has been following through with the batch can be 
used to determine the sheet resistance of the N+ (source and drain) and 
polysilicon Regions. A four point probe is used 
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for this. 
Step 39: The next step is a phosphorus deglaze that removes the phosphorus rich 
oxide which forms on the source, drain and gate regions. It also removes the 
top of the isolation oxide which has become phosphorus doped. 
Step 40: A clean oxide is grown over the gate and the source and drain regions next 
by thermal wet oxidation. Its purpose is to insulate those regions but also to 
provide a dense seed oxide for pyrox deposition. 
Step 41: The fifth photolithography step defines contact windows to the source , 
drain or gate. 
Step 42: A buffered HF oxide etch is used to etch the contact holes. This etch may 
appear premature since the main dielectric isolation has not yet been depo- 
sited, however, differing etch rates between thermal oxide and pyro oxide 
cause significant sideways etching of the pyrox: before the thermal oxide is 
etched through if both layers are etched at one time. 
Step 43: Fuming nitride is once again used to remove the organic photoresist. 
Step 44: About 7500 A of pyrolytic silicon dioxide is deposited over the wafer. Figure 
2.14, shows a representation of the surface after the pyrox deposition. Note 
that the surface is quite irregular as underlying topography affected the 
deposition. The oxide however is phosphorus doped which will allow 
smoothing by thermal reflow. The test wafer is used again here. It has its 
oxide removed and then four point probes are used to establish the sheet 
resistance of the polysilicon. It is discarded after this step. 
Step 45: The P-Glass deposition is immediately followed by a thermal reflow in an 
oxygen ambient. This is an important step since it complexes the P205 into 
phosphoric glass and prevents the hyrolysis into phosphoric acid. 
Step 46: The first reflow is followed by a wet oxidation. The oxidation densifies the 
pyrolytic oxide and will also leach phosphorus out of the top of the reflow 
glass which improves photoresist adhesion. 
Step 47: The sixth photolith is just the contacts revisited. 
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Figure 2.14, Cross-section after pyrolytic oxide deposition. 
Step 48: A buffered HF solution is used to etch the contact windows through the 
pyrox to the silicon or polysilicon. The profile at this point will have vertical 
walled contact holes of up to a micron deep. 
Step 49: Fuming nitric acid is used to remove the mask-ing photoresist before the next 
high temperature step. 
Step 50: The second thermal reflow of the P-glass is designed to reduce the contact 
hole sidewall slope to improve metallisation step coverage. It also has the 
effect of further smoothing the rest of the cross-section. Figure 2.15, shows a 
cross-section of the transistor at this point. 
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Figure 2.15, Cross-section after contact window rounding. 
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Step 51: A dilute buffered HF solution is used next to clean the natural oxide from 
the contact windows immediately prior to the metallisation step. 
Step 52: Metallisation is performed by deposition of sputtered aluminium/silicon. Just 
over a micron of aluminium is deposited. 
Step 53: The seventh photolithography stage is the metal definition step. The pho- 
toresist covers metal that is to remain. A slower spin speed is used in the 
resist coating operation to achieve a thicker resist. The thicker resist 
is 
needed to cover the undulating topography and to guard against complete 
erosion during the metal etch. 
Step 54: The aluminium etch is performed by carbon-tetrachloride in a RIE reactor. 
The process is anisotropic and produces vertical sidewalls. 
Step 55: After etching the wafers are immediately washed to remove any possibility 
of HCI etching, and then the resist is stripped in fuming nitric acid. After 
drying a mechanical stylus measurement can be used to determine 
alurninium thickness. 
Step 56: The next step in the process is a thermal sinter. Its purpose is to promote 
good contact between the aluminium and silicon, without causing local melt- 
ing or junction spiking. 
Step 57: The next step is an electrical test to measure test inserts. The results give 
information on the processing and the success of the run. 
Step 58: The final layer of overlay pyrolytic oxide is deposited to at as a passivation 
layer, a mechanical surface protector, and as an electrical insulator. 
Step 59: The eighth and final photolithography stage provides a resist mask to allow 
etching of the pad opening windows in the overlay oxide so that electrical 
connections can be made. 
Step 60: Buffered HF is used to etch openings where the pyrox is not covered by 
photoresist. 
Step 61: The final step in the process is a fuming nitric removal of the photoresist, a 
wash and spin dry. The wafers are then complete. Figure 2.16 shows the 
likely cross-section of the enhancement ransistor after completion. Figure 
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2.18 shows the doping concentration in the substrate after processing. Note 
how much less abrupt the junctions are in comparison to when they were 
formed. This unintentional diffusion is a difficult problem for smaller 
geometry processes. 
Figure 2.16, Final Cross-section. 
2.9.3. Section Summary. 
The E. M. F. NMOS process was the feature of this section. Computer simulations 
of the process along with descriptions of the essential features of each processing step 
were used to show how the many processes of silicon microfabrication come together to 
produce integrated circuits. 
2.10. Chapter Summary. 
In this chapter details on microfabrication processes to produce starting materials, 
add secondary layers, transfer the design pattern, selectively remove material, modify 
layer composition and topography, measure aspects, and control impurities were 
presented. How the techniques can be combined into a microfabrication process was 
shown through analysis of an example process. The next chapter will review the opera- 
tion of Insulated Gate Field Effect Transistors (IGFETs) fabricated using some of 
these techniques. 
- 100- 
Figure 2.17, Impurity Concentration after Doping. 
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Chapter 3. IGFET Physics. 
3.1. Introduction. 
In the last chapter it was said that an understanding of processing techniques is 
essential to appreciate the details of transistor operation. It should be obvious that an 
understanding of semiconductor physics is just as essential. In this chapter the basic 
core of semiconductor physics which applies to the IGFET will be presented. 
The review wiR start with the basic methods which are used to describe charge 
carriers and their energies in a crystal. The two sub-structures of the IGFET, the pn 
junction diode and MOS Capacitor, will be summarised. The basic structure, principal 
operating regions, and formulae of the IGFET will then be presented. The effect of 
ion implantation and small geometries on IGFET characteristics along with unusual 
operation modes will be covered before the final section summarising CAD circuit and 
device modelling. 
Unlike the material presented in the last chapter, there are a number of complete 
texts on semiconductor physics for IGFETs. 1,2 Therefore only the basic device equa- 
tions and those necessary for the research presented in later chapters are given here. 
3.2. Background Physics. 
Semiconductor devices rely on the way electrons can move through a monocry- 
stalline structure as if they were in a modified form of free space. The analytic 
analysis of their behaviour also relies on the periodic structure of the crystal. That sim- 
plifies the description of electron position, which is done in a statistical manner. 3 A 
brief review of this underlying model is useful in the understanding of device models. 
3.2.1. Band Model of Solids. 
Band Diagrams. 
From quantum mechanics3 we known that electrons of an isolated atom can have 
only discrete energy levels. However, as the nuclei of two atoms are brought closer 
together, they perturb the allowed energy states so that each discrete state can have two 
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values. As more and more atoms are brought into close proximity, the influences 
increase until a band of allowed energies exist about the previous discrete levels. This 
is what occurs in a crystal lattice. When the atoms are positioned at their lattice sites 
the discrete levels have merged into two bands of allowed energies, as shown in figure 
II 
A 




Figure 3.1, An Electron Energy Band Diagram. 
An energy diagram expresses the energy of the electrons on the vertical axis, which 
increases with the zero reference energy taken as the energy of an electron in a com- 
plete vacuum. The horizontal axis can be used to express a physical position or another 
factor about the electrons such as their momentum. 
Electrons in the upper band, in figure 3.1, called the conduction band have 
higher energy than those in the lower valence band. The gap in allowed energies 
between the two bands is called the band gap. Electrons with energies in the valence 
band are bound to remain in orbit between the atoms which share them. Electrons 
which receive sufficient energy to exceed the band gap can join the conduction hand 
and are free to through the latticea. The size of the band gap can be thought of 
as the amount of energy required to break a covalent bond. 
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By convention, the energy at the bottom of the conduction band is called E, as 
in figure 3.1, and the top of the valence band is called E, the difference between 
them is E.. 
Insulators have very large band gaps compared to the thermal energy of an elec- 
tron. Very few electrons in an insulator have sufficient energy to exist in the conduc- 
tion band. As a result no current can flow since the electrons are bound in covalent 
bonds to atoms at fixed lattice sites. 
Conductors have only one energy band, which is composed of the merged con- 
duction and valence bands. Therefore, it is easy for an electron which has gained a 
small amount of energy to move from the valence to conduction bands. The full con- 
duction band results in a high electrical conductivity. 
Semi-conductors are like insulators except that they have a small band gap. The 
smaller band gap makes it possible for some electrons to possess enough energy to exist 
in the conduction band at room temperature. 
3.2.2. Carrier Concentrations. 
It is obviously important to be able to describe the number of charge carriers 
available in a material if the electric current through the material is to be predicted. 
Electrons and Holes. 
In a semiconductor, when an electron moves into the conduction band it leaves 
behind a vacant electron orbit, which is called a hole. Because an electron in an adja- 
cent atom's orbit can move into the vacancy without having conduction band energy, 
the hole appears able to move. A useful analogy is that of a bubble in a liquid. We 
commonly think of the bubble as rising whereas it is mostly liquid that is falling. 
Because a hole is "not an electron" it has positive charge. Although hole motion is 
really the motion of a number of electrons, the physics is made simpler by considering 
it as a particle itself, albeit a fictitious one. 
Put simply, electrons conduct charge in the conduction band, holes conduct 
charge in the valence band. 
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Further simplifications towards classical physics can be made if the electrons and 
holes are assigned equivalent masses m. and m. respectively. 
Fermi Statistics. 
It is possible to predict the number of electrons in each energy state in a crystal, 
which in turn allows the number of charge carriers available to be predicted. 
The probability of finding an electron with a given energy E is given by the 
Fermi-Dirac distribution function 
fD(E)= 1 (3.1) E -EF 
1+e U 
where k is Boltzmann's Constant, and T is the absolute temperature. Since a reference 
energy is necessary, it is defined as the mean electron energy, and is-called the Fermi 
energy Ep. 
Since an allowed state is either occupied, or not, the probability of finding a hole 
is equal to one minus the probability of finding an electron. 
It is possible to find the number of electron energy states allowed in a given phy- 
sical volume of a crystal by considering the number of allowed wave functions in a 
confined space, and through consideration of momentum. 4 The result is called the den- 





per unit volume. Where h is Planck's Constant. 
It is then possible to determine the number of electrons in the conduction band 
by integrating the product, of equation 3.1 (the probability of a state being full) by 
equation 3.2 (the density of states), from the bottom to the top of the band energies. 





and for holes in the valence band, 
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Ep -EV 
=Ne Itr (3.4) 











For an intrinsic semiconductor, one with no significant impurities, the free elec- 
trons and holes are created in pairs by thermal generation. Therefore, n =p ianj where 
nj is the intrinsic carrier density. The intrinsic carrier density can be calculated by tak- 
ing the product of the hole and electron concentrations which is called the mass action 
law. 
n, 2ýn xp (3.7) 
This allows simplification of equations 3.3 and 3.4 to, 
n, 2=N, N,, e (3.8) 
so, 
-E 
-2 IT! -) 
ni VýN e (3.9) N- 
The mass action law is valid for both intrinsic and extrinsic semiconductors, since 
exceeding the intrinsic carrier density allows recombination to occur which reduces the 
number of excess carriers. At room temperature, the intrinsic carrier concentration for 
silicon is 1.45 x 1010cm -3. 
3.2.3. Doping. 
Control of the electron and hole concentrations in selected areas of a sernicon- 
ducting crystal is the key to designing electronic devices. The term applied to adjusting 
carrier concentrations by intentional introduction of impurities is called doping. 
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Donors and Acceptors. 
When controlled amounts of suitable impurity atoms are introduced into a crystal 
lattice, and its energy levels and carrier densities are altered, the semiconductor is said 
to be extrinsic. The effect of the alteration on the carrier density depends on the type 
and quantity of impurity. 
Silicon is a column four element in the periodic table. Column three atoms have 
one less electron in their valency and as impurities "accept" another electron leaving a 
deficit in the lattice, which becomes a hole available for conduction. This effect is 
shown in figure 3.2. Such dopants are called acceptors. 
0 a 0 40 90 
+4 +4 +4 +4 
Si Si Si SI 
*0 0 0 
+4 +3 +4 +4 
Si B Si Si 
+q 
+4 0 +4 0 +4 Si 
Silicon Atom on 
a Lattice Site Si 0 Si & 
Boron DoVant Atom 
on a Lattice Site 
Covalent Bond. 
*Filled covalent site. (electron) Hol e available o Empty covalent site. (hole) for Conduction 
Figure 3.2, Acceptor Doping. 
If dopants from column five are used, as in figure 3.3, the electron concentration 
is increased because the dopant atom has an extra electron in its valence shell allowing 
it to donate an electron to the conduction band. Column five dopants are called 
donors. Not all column three and five atoms are suitable dopants for electronics. 
Table 3.1, lists the commonly used dopants in MOS processes. 
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Table 3.1, Common Silicon Dopants. 
Surface Typing. 
When a region of the crystal has more than the intrinsic density of electrons, ie. 
is doped with a donor, it is called n-type silicon. When the area is doped with accep- 
tors, the hole concentration exceeds the intrinsic density and the silicon is called p- 
type. If a region is heavily n-type it is called n+, and a heavily p-type region is referred 
to as pt 
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Another definition of importance is the minority carrier. An n-type semiconduc- 
tor is rich in free electrons, so naturally the majority of the charge will be carried by 
electrons, the majority charge carrier. The minority charge carrier is then obviously the 
hole. In p-type silicon the hole& become the majority carrier and the electrons the 
minority carrier. 
If the dopant atoms density exceeds the intrinsic carrier density, then the number 
of carriers is dominated by the dopant induced carriers. In practice the number of 
dopants are sufficiently high that the carrier concentration is equal to the doping con- 
centration. t (n =ND, or p=NA where ND and NA are the donor and acceptor doping 
densities respectively). 
Obviously the introduction of dopants will also perturb the electron energy states 
in the lattice. If n =ND can be assumed then equation 3.3 can be re-arranged to give 




Ep -Ev = kT x In NA (3.11) 
1 
ýýv- 1 
So as more donors are added, the Fermi level shifts towards the conduction band, and 
as more acceptors are added, the Fermi level shifts towards the valence band. 
Compensation. 
When a crystal lattice has both acceptor and donor impurities present, which is 
often the case, the predominate dopants will either donate or accept electrons until the 
effect of the minor dopant is compensated for. The process of compensation results in 
effective doping densities; 
ND, ff, ý,,, - = ND-NA when ND>NA (3.12) 
NA, pai,, = NA-ND when NA>ND (3.13) 
Providing the thenual energy exceeds the dopant ionisation encrgiec 
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Although intrinsic concentration levels can be achieved in a fully compensated 
lattice the "local" effects on carrier mobility and lifetime are very important. 
3.2.4. Free Carriers. 
Conduction electrons, which will just be referred to as electrons from now on, 
and holes can be considered as free particles. Although they are effected by electronic 
interaction with the lattice sites, that is taken into account in their effective mobility. 
Mobility and Drift Velocity. 
The electrons and holes in a crystal are in constant motion due to thermal energy. 
Although there is carrier motion, the direction is random, so there is no net 
motion or current transfer. 
When an electric field is applied to the crystal the electrons and holes acquire 
some direction to their random motion and start to drift towards areas of lower energy. 
The net carrier velocity is called the "drift velocity". It can be calculatedl by consider 
ing an equilibrium between the energy gained from the electric field between collisions 
and the energy lost to the lattice on each collision. The result is that the drift velocity 
is proportional to the electric field magnitude, and the "constant" of proportionality is 
called the mobility. 
Vd = I. LE (3.14) 
When energy equilibrium is consideredl, 4 it turns out 
T, 
mn 
where m. is the effective electron mass, -rc is the mean time between collisions, and 
is the elemental charge. 
The current density flowing as a result of an applied field is then the average 
velocity times the charge times the number of carriers, (both electrons and holes). So 
J- nqvd, +pqvdp (3.16) 
or, 
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J= (nq ýL. + pq jjp )E (3.17) 
The formulation of the simple mobility equation considers only scattering off 
thermally agitated lattice sites. Other scattering possibilities exist. Scattering off ionised 
impurity sites reduces the overall mobility of an electron or hole and is dependent on 
the sum of all acceptors and donors present. An empirical equation to predict mobility 








Typical values for the constants are presented in table 3.2, where N is the total dopant 
concentration. Since mobility is related to scattering from thermally agitated lattice 
atoms, there is also a dependence of mobility on temperature. 
1 In general as tempera- 
ture increases mobility decreases. 
[Lmax N,, f Ot 
Dopant CM2 
-) 
CM2 ( (CM -3) 7 
S S 
Arsenic 52.2 1417 9.68 x 1016 0.680 
Phosphorus 68.5 1414 9.20 x 1016 0.711 
Boron 44.9 470.5 2.23 x 10" 0.719 
Table 3.2, Typical mobility constants for equation 3.18 
Diffusion Currents. 
Drift currents are dominant in metals and important in semiconductors, but there 
is also another carrier motion mechanism in semiconductors called diffusion current. 
It is possible to have regions of varying electron or hole density in a crystal lat- 
tice. Due to thermal vibrations carriers will diffuse from regions of higher to regions 
of lower concentration. This is analogous to dopant diffusion in thermal processing. 
The rate of diffusion is proportional to the carrier concentration gradient, which means 
the diffusion current is also proportional to the carrier concentration gradient and can 
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be described by equation 3.19 for electrons and equation 3.20 for holes, where D. and 




- Jp = qDp 
2P- (3.20) 
ax 










between diffusion and drift current constants. 
The total current flowing in a semiconductor is the sum of the diffusion and drift 
currents of both the electrons and holes. In three dimensions it is 
=q ýL. nE+qD. Vn (3.23) 
JI, =qI. Lj, pE- qDp Vp (3.24) 
Jr =J. +JP (3.25) 
Minority Carrier Lifetime. 
When minority carriers are injected into a region of majority carriers they tem- 
porarily disturb the equilibrium np = ni 1. Although the process of recombination of 
electrons and holes in a indirect bandgap semiconductor such as silicon4 is quite com- 
plex, the process of recombination can be modelled by a parameter called "the minority 
carrier lifetime" (T. TP). The rate of change of hole concentration in a n-type material 
can then be given by 
an II P--+ Gp - -! ý-V -Jp -, rp q (3.26) 
where p'-p -po is the excess carrier concentration, and G. is the generation rate of 
minority carriers. A similar equation for electrons in a p-type semiconductor is 
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8n n' +GR+ LV-J. (3.27) 
at TR q 
These two equations are termed the current continuity equations. A useful value from 
this is the mean diffusion length of a minority carrier. 
L, m N/D, (3.28) 
Where t is either n or p type carriers. 
3.3. pn Junctions. 
The pn junction is a key component of almost all integrated circuit devices. 5 It is 
composed of two regions, one of each type of carrier concentration, in a continuous 
crystal. It is useful because it blocks current flow in one direction, and allows current 
to pass in the other. Figure 3.4, shows the physical construction, doping concentra- 
tions, and resulting energy band diagrams for the pn junction at equilibrium and in 












q(Vx + Vbi) 4q, 
I Reverse Bias 
Figure 3.4, Bias conditions, and resulting band diagrams for the pn junction. 
- 121 - 
3.3.1. At Equilibrium. 
Due to the high gradient of carrier concentration, electrons and holes diffuse 
across the junction of the two regions until an electric field is set up, by their displace- 
ment, which is sufficient to balance the diffusion current with a drift current. The dis- 
placed charge results in a space charge region, or a depletion region (since the natural 
charge carriers are depleted), of a given width. 
Built-in Potential. 
The magnitude of the potential across the junction is an important parameter. It 
is called the built-in potential (Vbj). The Einstein relation and the current continuity 
equations can be combined and integrated across the junction (-x, to x. ) to give the 





Which gives the n-type material a positive voltage relative to the p-type. The abrupt 
junction solution is often used as a first approximation. Real junctions have some form 
of dopant gradient, and solutions of more complex integrals often require recourse to 
numerical methods. 
3.3.2. Reverse Bias. 
When an external bias is applied to the junction with the same polarity as the 
built-in potential, the p-n diode is said to be in reverse bias. The effect of this is to 
increase the potential energy required for charge to flow from one conduction band to 
the other (see figure 3.4). The net result is that no current flows. The increased barrier 
height also means that the space charge region must increase to maintain equilibrium, 
so the depletion width must increase. 
t All of these developments contain approximations. Reference (2 ) goes into detail. 
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Depletion Width. 
The depletion width can be calculated for a one sided abrupt junction with 
reverse bias VR by combining the effective barrier height (Vc = Vbi + VR) with equation 
3.29, and Gauss's law to give4 
1 
2 ! --, (VR+Vbi) (3.30) 
qNB 
I 
where ND is the larger of NA or ND if one greatly exceeds the other. The abrupt junc- 
tion approximation gets better with increasing reverse bias. 
Depletion Capacitance. 
Another characteristic of a reverse biased p-n junction is that of depletion layer 
capacitance. The capacitance can be derived on the basis of C= 
N- 
which results in 8V 
the intuitive capacitance per unit area of C'= 
ý-" 
where e, is the permittivity of the W 
semiconductor. 
Maximum Field. 
A third parameter of use is that of the maximum electric field in the depletion 




since it has a linear field distribution. The maximum field is important because if a 
critical value is exceeded junction breakdown occurs and current will flow, possibly 
destructively. 
3.3.3. Forward Bias. 
If a potential is applied in an opposite sense to the built-in potential it reduces the 
barrier height, see figure 3.4, and encourages charge to flow. A pn junction biased in 
that manner is said to be forward biased. The effect of the bias is to reduce the deple- 
tion width. In the forward bias case there is a relationship between current flow and 
applied voltage. At applied voltages lower than the built-in potential the applied 
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voltage reduces the electrostatic potential at the junction. The drift current is therefore 
reduced and diffusion current is allowed to carry the charge across the junction. Elec- 
trons drift from the n side into the p and holes the other way. Current flow is there- 
fore by minority carrier injection. 
IV Characteristics. 
Through consideration of the minority carrier injection and equilibrium carrier 
concentrations, and assuming no generation and recombination (so that the current 
continuity equations can be applied), the ideal diode equation can be developed. 4 
qV 




qDp pno + qD. np. (3.33) LP Ln 
is the saturation current and; 
np, is the electron density in the p region at equilibrium. 
PRO is the hole density in the n region at equilibrium. 
Lp, n is the diffusion lengths of holes and electrons. 
V is the applied positive bias. 
Other effects such as generation and recombination, series resistance, and high 
current injection levels, tend to influence the characteristics of real diodes. 
Gated Diode. 
An electric field at right angles to the current flow in a pn junction, as shown in 
figure 3.5, can effect the reverse leakage current of the junction. Such a structure 
exists at the source and drain regions of a surface IGFET. When there is a electric 
field in such a manner as to deplete the carrier concentration at the surface, the 
reverse bias leakage current of the diode is affected. 1 It is firstly increased by genera- 
tion and recombination in the additional volume of depletion region caused ýy the 
transverse field. The second increase comes from additional surface generation recom- 
bination sites in the gated area. This effect can also occur when the structure is 
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V it 
Figure 3.5, A gated pn diode, and the surface depletion region. 
forward biased but the effect is small compared to the forward current. 
3.3.4. Junction Breakdown. 
When a sufficiently high reverse potential is applied to a pn junction, the "bar- 
rier" breaks down and allows current to flow. If heating of the junction is limited, by 
externally limiting the current flow, the phenomenon can be reversed by lowering the 
potential. There are two mechanisms for breakdown. 
Zener. 
Zener breakdown, or tunneling, occurs when a the electric field is sufficiently 
high that a valence electron on one side of the junction can make a transition directly 
into the conduction band on the opposite side of the junction. This can occur in silicon 
where the maximum field is higher than 106V cm -1 - 
Usually this will only occur when 
doping densities are greater than 5X 1017CM -3. 
Avalanche. 
Avalanche multiplication breakdown is more likely to occur in junctions with 
lower doping densities, or one-sided junctions. There an electron gains sufficient 
energy from the electric field to cause the generation of an electron-hole pair on colli- 
sion with a lattice site. The electron and hole are swept apart by the electric field. The 
electron, along with the incident electron, can then reach sufficient energy to repeat 
NI 
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the process -once each. The multiplication avalanches until a substantial current flows 
and external series resistance limits the current or the junction is destroyed. Reference 
(2) provides details of calculating onset voltages. 
3.4. MOS Capacitor. 
The Metal Oxide Semiconductor (MOS) Capacitor is the basic element of all 
MOS devices. Although the IGFET structure is more complicated, the basic theory 
developed for the MOS Capacitor also applies to an IGFET. 
3.4.1. MOS Structure. 
A MOS capacitor, sometimes called a MOS diode, consists of a sandwich of a 
metal conductor on top of a silicon dioxide insulator over a silicon substrate. A 
schematic cross section in shown in figure 3.6. The term MOS is still used although 
other materials, such as polysilicon and the conductors mentioned in chapter 2, have 




Figure 3.6, The basic structure of an MOS Capacitor. 
The silicon is doped either p or n type, in this case p-type will be used as an 
example. The n-type case can be determined similarly by considering the change in 
polarity of the carriers. Most doping densities are on the order of 1015 or 
1016Atoms cm -'. 
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Band Diagrams. 
Ignoring a number of practical influences on the electron energy levels, which will 
be considered later, the band diagrams for an MOS capacitor, and any MOS system, 
nre- qhnwn in fic! ure 3.7. 
Metal Oxide Semiconductor 
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Figure 3.7, Bias conditions and energy diagrams for the MOS Capacitor. 
By convention, the x-axis is taken as increasing into the semiconductor bulk from 
its origin at the silicon surface. Again Ec and Ev are the energies at the edge of the 
conduction and valence bands. EF is again the Fermi energy level in the semiconductor 
and El is introduced as the intrinsic Fermi level. The convention in band diagrams is 
to take the Fermi energy level as a reference. As a result it may appear confusing to 
some that everything else changes, where in reality it is the centroid of the electron 
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energy probability which is altered. 
3.4.2. Ideal Effect of Bias Voltage. 
As the bias, VG, between the top, gate, electrode and the bulk is changed four 
distinct regions can be identified from the band diagrams. 
Accumulation. 
Accumulation occurs, for a p-type semiconductor, when the gate is biased nega- 
tively relative to the substrate. In this state, see figure 3.7, holes are attracted to the 
surface of the semiconductor, and it becomes more p-type as they are accumulated. 
Flat Band. 
As the bias is reduced, to zero in the ideal case, the MOS structure achieves a 
state called Flat Band where the carrier densities are influenced by the doping only. 
The term flat band comes from the fact there is no band bending in this state. 
Depletion. 
As the bias is increased from flat band, the bands bend downwards at the surface 
as holes are repelled and electrons attracted. The surface becomes depleted of its 
natural carriers. The name depletion is given to this state, which has a characteristic 
depletion depth, also shown in diagram 3.7. 
Inversion. 
If the bias is further increased the surface will be completely depleted of its intrin- 
sic carrier, holes in this case, and will start to collect electrons thereby inverting the 
surface polarity. This mode is called inversion and is characterised in band diagrams by 
the fermi level crossing the intrinsic fermi level band. An important parameter is the 
inversion layer depth, which is shown in diagram 3.7 as well. 
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3.4.3. MOS Formulae 
Formulae for the MOS diodel, 2,4,7-10 can be developed if we assume that; 
1) The work function difference between the metal and the semiconductor is zero. 
2) The orAy charges which exist, are those in the semiconductor and their mirrors at 
the metal oxide interface. 
3) The resistivity of the oxide is infinite. 
A useful construct, for analysis of MOS systems, is the electrostatic potential (T), 
which is defined as being zero in the semiconductor bulk. At the surface, the electros- 
tatic potential is given a subscript (Ts) and is called the surface potential. It is then 
possible to define the electron and hole concentrations at the surface. 
9 Rs -, PB) 
n, = ni e 
kT (3.34) 
q VPB -*s) 
A =pie 
kT (3.35) 
The states of the system can then be mathematically described as in table 3.3.1 ' 
Ideal p-type semiconductor 
Surface Surface Carriers Gate 
Mode 
Potential Concentration Voltage 
TS <0 Accumulation p, >NA YG <0 
IFS =0 Flat Band p, -NA YG -0 
IPB >IPS >0 Depletion p, <NA 
TS = IPJ? Mid Gap p, =n, 
VT>vo >0 
Ts =21 TF Inversion n, =NA VG - Vr 
Table 3.3, The states for a MOS System. 
The potential as a function of distance into the bulk of the silicon can be deter- 
mined from the one dimensional Poisson equation, 
(3.36) TT 
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where p, (x) is the total space charge density at point x. If the surface is depleted then 
the charge within the semiconductor can be given as 
p, = -qNA (3.37) 





where W is the depletion width. If the criteria for strong inversion is that the electron 
concentration equals the doping concentration, then equations 3.34 and 3.38 can 
be 
used to give 







which agrees with what is obvious from band bending. The maximum equilibrium 
depletion width can be given by, 









p. JIL (3.42) kT 
LD is a characteristic length called the Debye length. 
The capacitance of the structure is composed of two terms in series. The oxide 
capacitance per unit area, which is 
C. =. (3.43) T.. 





+ (3.45) C CD Cox 
r, Es in accumulation C= Cox and at flat band Ts =0 SO (ýD = T' ED 
The voltage at the metal surface is 
v=V., +, Ps (3.46) 
where V., is the voltage across the oxide 
Q, (3.47) 
Cox 
where Q, is the charge at the surface. A useful value, called the threshold voltage 
(VT), is the voltage at which the surface will be in strong inversion. From equation 
3.39 one gets 
Q, VT= V., + 2Tjj -- T-+ 2Tjj (3.48) 
Since a depletion approximation is being used the total surface charge per unit area is 
just the electron density multiplied by the depletion width. The substrate doping can 
be substituted for n, by definition of strong inversion. So 
Q, =qn, W=qNAW (3.49) 
and 
NA W N/-2e, -qNA(2, Pg) Vr = 
i- '+ 2Tv =+2, Po (3.50) C., Cox 
the corresponding minimum system capacitance at that bias is 
C. W, 
eox (3.51) 
- T' ( 
FES 
3.4.4. Practical Effects. 
Like most theoretical analysis, the simplifying assumptions made are often wrong 
and corrections need to be applied. The corrections necessary are for; charges in the 
oxide and at the interface, work function differences, and external effects. 
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Oxide and Interface Charges. 
There are four types of charge associated with the oxide and the interface; Qf the 
fixed interface charge de nsity, Q. the mobile oxide charge, Q., the oxide trapped 
charge, Qj, the interface trapped charge. 
The fixed interface charge density is mostly due to incompletely compensated sili- 
con in the surface of the oxide, left over as the oxidation was 
finished. It is fixed in 
the sense that it can neither be charged or discharged through a wide range of surface 
potential. 
Mobile oxide charge is more of a problem and is usually caused by mobile 
ionic 
impurities, such as sodium, which have been incorporated into the oxide. 
Oxide trapped charge is caused by electrons or holes attaching themselves to 
defects in the oxide layer. These defects can be caused by radiation during processing. 
Interface trapped charge is caused by the incomplete bonding of the surface sili- 
con to silicon dioxide. It is surface orientation dependent with <100> having a lower 
density than <111>. In <100> silicon, with modem processing, interface traps are 
often considered negligible. 
The overall oxide and interface charge density 
Q. =Qf +Q. +Q. t+Qit (3.52) 
has an effect on the threshold voltage by introducing an offset 
AVT=-QI+Q. +Q., +Qit (3.53) Cox 
Work Function Differences. 
The work function for a material is the energy required to raise the energy level 
of an electron from that of a conduction electron to that of a free vacuum electron. It 
provides a way of referencing energy levels in different solids. If the work function of 
the metal is (D. and the silicon is (D. then the difference (D., = (D. -(Do is the work 
function difference and has the effect of influencing the threshold voltage. The sum of 
all the offsets to the threshold voltage gives a voltage 
VF, 0 - (Dms - 
Qf + Q, » + Q. t + Qit (3.54) cox 
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which is the voltage that would have to be applied between the crystal 
bulk and the 
gate to achieve flat band conditions. it is known as the flat band voltage. The threshold 
voltage then becomes 
VT = VFB + 
V2c, qNA (21Pj) +2Tjj (3.55) 
C. " 
Some work function differences which are doping concentration dependent are 
given in table 3.4.4 
Doping cm -3 
Materials 1014 1018 
(D,,,, (V) (P., (V) 
Aluminium to n-type silicon -0.36 -0.15 
n+polysilicon to n-type silicon -0.52 -0.35 
Aluminium to p-type silicon -0.81 -0.95 
n+ polysilicon, to p-type silicon -0-96 -1.20 
Table 3.4, Work function difference for common I. C. gate materials. 
External Effects. 
There is also the possibility of local changes to the flat band voltage after process- 
ing. These effects can occur in devices with high fields parallel to the surface of the 
semiconductor. Electrons in these fields can gain sufficient energy to breach the 
silicon-silicon dioxide barrier and to become trapped in the oxide. There they increase 
the fixed charge density which changes the flat band voltage. Such electrons are usually 
called hot electrons because their energy is many times that of a thermal electron. 
3.5. IGFET's. 
An IGFET is composed of two back to back pn junctions with an MOS Capaci- 
tor linking them. Voltage on the gate electrode of the IGFET controls the current pass- 
ing from the source to the drain. Since the charge must be transferred through the 
inversion region created by the gate field, only one type of carrier is predominately 
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responsible for the current. Figure 3.8, shows the basic IGFET structure and 
defines 
+Ike. Imr-Inrtnnt featilren 
Figure 3.8. Basic IGFET Structure. 
3.5.1. Structure and Basic Theory. 
There are many models for the source to drain current as a function of the elec- 
trode biases. All of them have a restricted range of validity. 11-17 
A simple intuitive, but very restricted modell, 18 can be derived by considering a 
uniform inversion layer in the channel region (the area below the silicon-silicon diox- 
ide interface and between the source and drain depletions), as in figure 3.9. 
Ile charge in that inversion layer is 
'F 
Q=VOC., =VOLW T. (3.56) 
for a device with zero flat band voltage (VFw = 0). If a very small drain voltage relative 
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vc 
Figure 3.9, IGFET in inversion. 
to the source is applied so that the uniformity of the inversion layer is not changed, the 
current at the drain would just be the charge in the channel divided by the transit time 




The transit time is given by the length of the channel divided by the carrier velocity. 
(3.58) 










- -- . --w -va 
0 Depletion legion 
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which rationalises to 
ID =( 
Ile *' )( 
! 
Lý) 
Vj) Va for VG >> VD (3.63) 
T.. 
However, an equation which is valid for a wider range of biases is necessary for 
transistor models. 
Operation Regions. 
There are three main modes of transistor operation. The mode of operation 
depends not only on device construction but also on the relative potential of each of 
the electrodes. 
Two break points define the limits of the regions of operation. The first is the 
threshold. With a low drain voltage and sufficient voltage on the gate of the transistor, 
an inversion region can be formed along the entire length of the channel. This is 
equivalent to the threshold of the MOS capacitor. The second point is the onset of 
saturation. If the drain voltage is increased eventually the drain depletion region will 
extend into the channel region and deplete the inversion layer of electrons. Any 
further increase in drain potential does not result in an increase in current since the 
inversion region is supplying the maximum amount of charge possible for that gate vol- 
tage. The result is a saturated drain current that in the ideal case is not effected by 
increases in drain bias. The point in the channel at which the drain depletion has 
reduced the inversion layer width to zero is called the pinch off point. 
The three regions of operation are then; the subthreshold region where small 
amounts of charge are transferred without an strong inversion layer existing, the linear 
region between the threshold and saturation points where the drain current is linearly 
proportional to the drain voltage and the constant of proportionality depends on the 
gate voltage, and the saturation region where the drain current is independent of drain 
voltage but controlled by the gate voltage. 
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3.5.2. Conventional Models. 
Conventional analysisl, 2,4,12,13,15,18 of the IGFET, which gives a good fit for 
most long channel devices, considers the charge contributions in the channel from both 
the inversion layer, caused by the gate electric field, and the depletion layers, caused 
by the gate and drain electric fields. 
As with the previous simple model, some simplifications must be made which also 
limit the range of validity of the model. In the conventional analysis it is assumed that 
the electric field perpendicular to the current flow is much larger than the tangential 
electric field caused by the drain bias. This assumption is made so that one dimen- 
sional descriptions of the carrier density can be used so Poisson's equation can be 
easily solved. This approximation is called the "gradual channel approximation" since 
the vertical field varies gradually across the channel. The assumptions that charge is 
carried only by a single carrier type in the channel, and that the channel is long com- 
pared to the junction depths, are also made. 
Linear region. 
The drain current of an IGFET biased below saturation must, by reasons of con- 
tinuity , flow through any incremental section of the channel. The current through an 
incremental section, as shown in figure 3.10, can be calculated by considering 
1", =8Q at (3.64) 
where 8Q is the charge in the incremental section, and at is the time required to 
transfer that charge across the incremental section. As before the time is given by 
at= ay =ay X 
ay 
(3.65) VD 
where a V, is the incremental voltage drop. Therefore 
11 8Q ýLavý D= (ay)2 (3.66) 
and if Q. (VG) is the inversion charge per unit of surface area then 
aQ=Q. (V, )Way (3.67) 
which gives 
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Figure 3.10, IGFET near saturation. 
ID-2 Qx (VC)W 11 ay, (3.681) ay 
Then by re-arranging and integrating equation 3.68 over the channel 
LL 
f ID aY'-ý W 11 f QR (ve)avC (3.69) 





Q. (VI) a V. (3.70) L V; 
ý 
for the drain current can be found. 
The inversion layer charge in the channel is equal to the total charge minus the 
depletion charge, 
QR (ve) ý- Qs - QD 
or using equations 3.40,3.41,3.42, and 3.49 one gets 
(3.71) 
QD = N/-2-qNAe, Ts (3.72) 
The surface potential of the depletion region, Ts which is measured relative to the 
bulk can be calculated considering the voltage of the surface of the semiconductor and 
m No Inversion Layer V1 
Depletion Region 
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working down. The surface 
_at 
inversion is defined as having twice the difference 
between the intrinsic and doped Fermi levels, or 
, P=21TB I (3.73) 
relative to the bulk Fermi level. The depletion at point y has a relative potential of 
V, -V,,. So the surface potential must be 
'qls=21T, o I+V, -VB (3.74) 
therefore 
QD =\/2q F-, NA (2 I'Til I+V, -VB) (3.75) 
The total charge on the gate can be given by 
C. 
ý, 
V. " (3.76) 
where V.., is the voltage across the insulator. It is given by 
V., = VG -VFo -2 1 IPa I -V, (3.77) 
yielding 
C., (Vo -VFB-2 I TR I -Vc) (3.78) 
but 
(3.79) 
by balanced charge across the oxide. So finally combining equations 3.71,3.75, and 
3.78 yields 
-C., (Vc; -VFr -21 TB I-V, )-%12qe, NA(2 I 'Pip I+V, -VO) (3.80) 
Which put back into equation 3.70 gives the solution for the drain current. 
'DS ý-- 
w 







9-N/2e, -qNA ((2 1 TB + VD -VB "-(2 1 TB + VS -Vjl )2 3 (3.81) 
Where VDs = VD -Vs. 
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This formula is valid for as long as the channel has an inversion region from the 
source to drain. That is for VO > Vr and ID < ID., . where ID,. is the saturation current. 
A simpler form of equation 3.81 can be derived by neglecting the variation in 
depletion charge across the channel in equation 3.80 to give 
-C.., (Vc, -VFB -2 1 TB I -V, ) -V2-q e, 
-NA2 I TB 1 (3.82) 
and considering the threshold voltage equation 3.5S one can get 
Q. (Vc) = -C.. (VG -Vr -Vc) (3.83) 
which on integration yields 




This solution is called the charge control model because by neglecting the variation of 
the depletion depth with position in the channel the entire depletion charge must be 
assumed to be controlled by the gate only. 
Saturation region. 
When VD exceeds VD., the drain current stays at a fixed value and does not 
appreciably increase when the drain voltage increases. In the charge control model the 
saturation voltage can be determined as follows; 1 
At the onset of saturation the charge density at the drain side of the channel will 
be zero and V, :ý VD m VD., the drain voltage at saturation, or 
(L) =0= -C- (VC, -Vr -VD,. ) (3.85) 
so 







Vo -Vr)2 (3.87) 2L 




The other important region of IGFET operation is the subthreshold region. 6,15- 
17,19-21 When the gate voltage is less than the threshold voltage there is still some inver- 
sion charge in the channel, which can give rise to a subthreshold current. 
The subthreshold region is characterised by low free carrier densities. The carrier 
densities are so low that drift currents (which are proportional to the carrier density) 
are'less, than diffusion currents (which are proportional to the gradient of the carrier 
density). The subthreshold region of operation is therefore dominated by diffusion 
currents and has a similar operation to an npn bipolar transistor (for a p-type doped 
channel). The current can be given by 
ID = -qAD. 
an (3.88) 
ay 
where A is the channel cross section normal to the current flow. 
Since the current through the channel must be constant, due to continuity, the 
free carrier gradient must be constant also. Therefore, 
8n 
= n(L)-n(0) (3.89) ay 
Then, 






n =nie nieß('P-C-*p) (3.91) 
where T. is the quasi Fermi level, and g= T. -T. is the difference between quasi 
Fermi levels. Since there is no hole current Tp ='Pr. The difference in the quasi Fermi 
levels -at each end of the channel is the applied voltage relative to the bulk, so; 
n (L )= ll, e0 (%Pj -VDB -*; ) (3.92) 
and 
it (0) = ni e ß(*, -vs, @ (3.93) 
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The area of the current flow can be determined by taking the product of the 
transistor width W and the effective channel thickness. Since there is an exponential 
dependence it is adequate to lump the current-iffito an effective depth defined by the 
first order of the exponent of the carrier concentration. In other words, the thickness is 
the distance by which AP decreases by 0'. So from the definition of the electric field 
one can get 
VT 1 
E. RE, (3.94) 
where E, is the electric field at the surface. From Gausses law, and neglecting the 
small inversion charge, the electric field supports the depletion charge. Or, 
E, = -Qg = 
V2-e, 
qNjp Ts (3.95) 
Tlerefore equation 3.90 becomes 
L 
ID = 
WqDtzi [e 0 ('P, -vsB -*'F) -e 
"Ps -VDB -%FJI) 2 (3.96) LII 2qNjj Ts 
] 
Using the definition of the Fermi level 
NB = it, e AFF (3.97) 
and defining the intrinsic Debye length as 
I 
Li 2 (3.98) 
1 
2qnj PI 
and using VDO = VDs + VsIr then equation 3.96 becomes 
ID ý-- 




Using C., =e' the surface potential can be related to the gate voltage by T.. 
Q8 YGB -VFa = Ts Ts + -Cýý2f-, -qNB Ts (3.100) 
ox 
and if the source is used as the reference voltage by substituting 
lps =, Ps + VSB (3.101) 
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into the previous equations one gets the solutions 
ID = 






1 V2qeNU(T, +VSB) 
Cox 
to describe the subthreshold region. 
(3.102) 
(3.103) 
An explicit relationship between ID and VGs can be developed by defining a 
depletion layer capacitance 
CI 
a(-QB) (3.104) J, = ap, 
which yields 
I 
e, qN, g 2 
2(Ts + VsB) .1 
(3.105) 
Using this equation along with the Einstein relationship allows equation 3.102 to be 
rearranged to give 
ID 2-- 11 
kT 
XqLin 1 -e 
-OvDs (3.106) Lq) 7-P 7T., TVs. ) 
II 
but equation 3.105 can also be rearranged by using equation 3.97 to give a similar 
form 
ß Ipp 
Liqn, ße 2 
cs = V_ß (T -s+ vss 
(3.107) 
Substitution yields 
W LT- j2ß ('PS g 
ip- 




e- 2 (3.108) 
Now by differentiating equation 3.100 by aTs and rearranging, it is possible to define 
a simple linear function 
cs OPS ) avcs 
cox (3.109) 
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which allows further simplification of equation 3.108. If two constants are defined 
about the mid point of the subthreshold region TF< Ts < 21PF, m*=m (1.5qfF) and 
VGs *= VGs (1.511,1F ), then for small offsets 
VGs -VGs *=m*x (Ts -1.5TF) (3.110) 
which can be rearranged to give 
1 
-, Ps -!. -(VGS -vels 
m 
so equation 3.108 becomes 
W( kT 2 
[e 




A popular parameter for describing the subthreshold behaviour is the voltage 
swing required to reduce the drain current by one decade, or 
Sm ln (10) x 
aVGS 
a (ln QD)) 
(3.113) 







This model of the subthreshold ignores the inversion charge in the channel. A 
more complete modeII9 considers the bulk charge to include the inversion charge. 
Equation 3.37 then becomes 
p (x)= q (ND -NA +pp -np) (3.115) 
which results in a more complex Poisson equation to solve. It is possible to solve that 
equation and the resulting subthreshold equations are of interest for later chapters. 
am V2- 
(-L-) (L**-) 











Fm (e -A*+ RIP -1)+ 
1 
PPO 
All of these needs to be evaluated at Ts = 1.51PF to obtain the swing. 
2' 







In previous equations the mobility of the electrons in the channel, ýL, has been 
used. This mobility, the channel mobility, is generally less than the bulk mobility for 
silicon. Inversion layer mobility studies 22 suggest that surface-related scattering centres 
reduce the mobility. The nature of the Si _Si02 interface is such that there is not an 
abrupt transition but rather a transition zone of 20A to 30A thick. The channel mobil- 
ity is reduced by scattering off this zone as well as off impurity atoms, and crystal 
defects. In general as the gate electric field increases the mobility decreases, which is 
probably due to the carrier density increasing at the surface and scattering events 
becoming more likely. 23-25 
Theoretical expressions for the channel mobility are difficult to develop and 
implement due to a lack of knowledge about the interface. CAD device models which 
take mobility variations into account use look up tables and empirical analytic expres- 
sions to model the effect of transverse electric field, temperature, and doping densities. 
3.5.3. Implantation Effects. 
Ion implantation can be used to adjust the doping concentrations of the chan. 
nel. 26 As mentioned in chapter 2 the distribution of ions in the crystal will have a 
Gaussian like profile after annealing. This negates the constant doping concentration 
assumed in the earlier developments. The correct solution of the previous equations 
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requires integration of the actual doping profile. Although this approach is available 
in numerical simulators a simplifying approximation is required for analytic equations. 1 
'A common simplification which is made is to lump the Gaussian distribution into 
a 'box" distribution so that a constant density NAj can be assumed to some depth xi. 
The total implanted dose is then D =NAi xxi. This simplification can be used to adjust 
other parameters. 
Threshold Voltage. 
The calculation of the effect of ion implantation on the threshold voltage is very 
simple if the depth of implantation is deeper than the depletion depth at inversion. The 
doping can be considered as NA=NA+NAi and the change in threshold voltage that 
results is 




Like the threshold voltage calculation, two cases exist for the subthreshold swing 
calculation. If the implant is deep enough and uniform enough then the effective dop- 
ing concentration can be used in the swing calculation. 
Otherwise a far more complicated equation is required to model the swing. 19 The 
swing is strongly dependent on the depletion width, and the depletion width is in turn 
effected by the dose and depth of the implant. As the implant depth is increased the 
depletion layer width is decreased, so the swing is increased and closely tied to the 
implant depth. Eventually as the implant depth in increased further the depletion capa- 
citance starts to be reduced and as a result the swing value is also reduced. Further 
detail about implantation effects are given in reference (19 ). 
3.5.4. Small Geometry Effects. 
As IGFET's have become smaller departures from long channel approximations 
have become important in the modelling of the devices. 27-48 
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The subthreshold current, the threshold voltage, and the saturation current and 
voltages have all been effected. There are also new effects, brought on by higher elec- 
tric fields due to the failure to scale supply voltages. These new hot carrier effects have 
presented difficult problems. 
Threshold Voltage. 
As the channel length of an IGFET decreases the threshold voltage of the transis- 
tor has also been seen to decrease. This effect, called the short channel effect, has been 
extensively studied. A transistor is considered short when the channel length is compar- 
able to the source and drain depletion depths. A review of the models, 29 shows a mul- 
titude of solutions to the problem of modelling short channel transistors. The source of 
the problem stems from the depletion charge in the channel being not only under gate 
voltage control, but also that of the source and drain. 
Most solutions are based on a "charge sharing solution" which divides the charge 
in the channel into sections allowing the gate control of only a reduced portion. The 
most common allows the gate to control a trapezoid of charge defined by L at the sur. 
face and L' at the bottom of the depletion, where L' is the channel length minus the 
source and drain depletion widths. The net effect on the threshold voltage formula is 
to reduce the depletion charge seen by the gate, thereby reducing the voltage required 
to support it. 
Another threshold voltage effect caused by down scaling is the narrow width 
effect. As the width of LOCOS isolated transistors decreases the transition region 
becomes important in the device models. A device is considered narrow if the width of 
the channel is of the same order of magnitude as the depletion depth. The narrow 
width effect is characterised by an increase in threshold voltage as the width 
decreasest. It is due to the field inversion preventing implant diffusing laterally into 
the edges of the channel. The charge stored under the thick edges of the gate oxide 
increases the gate voltage required to invert the rest of the channel. A number of 
modelling? 0,32,33 and processing3l solutions exist. 
t For standard LOCOS isdation processes. 
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Subthreshold Conduction. 
As the source and drain diffusion spacing is reduced, effects caused by their 
interaction become important. 22,34-36 Drain induced barrier lowering is one of these. In 
the subthreshold region of operation the channel acts as a potential barrier resisting the 
diffusion currents. If the drain depletion is sufficiently close to the source depletion the 
potential barrier is reduced and more subthreshold current will flow. The main effect 
of barrier lowering is seen as subthreshold current dependence on the drain voltage 
beyond the normal thermal exponent contribution. A few models of drain induced bar- 
rier lowering exist. 22,35 
2-D Effects above Threshold. 
Small geometry effects occur above threshold also. 22,27,34 There are the obvious 
effects on saturation currents and voltages because of the change in threshold voltage, 
but there are other effects as well. Channel length modulation, field dependent mobil- 
ity, and velocity saturation are important effects. 
Channel length modulation occurs as a result of effective channel shortening as 
the drain depletion region is biased into the channel. Although some models have 
attempted to take this factor into account by simple adjustments to the channel length 
used in the previous models, other factors have made those models inaccurate. When 
channel length modulation becomes important, so do two-dimensional electric field 
components in the Poisson equation. Channel length modulation is thought to account 
for some dependence of drain saturation current on drain voltage. 
The increased tangential electric field magnitude in the channel, due to shorted 
channel lengths, effects the carrier mobility. 2,22-25,36 As the fields become higher, the 
mobility of the electrons decrease, in that the drift velocity fails to increase in propor- 
tion to the increase in the electric field. There are a number of models which attempt 
to explain this effect. 23-25 
Eventually the carrier velocity fails to increase at all with increasing electric field, 
which is called velocity saturation. 1 The phenomenon can be thought of as the collision 
frequency increasing to the point where there is insufficient time between collisions for 
a carrier to gain more momentum than that which would be lost in the next collision. 
-148- 
The effect on IGFET characteristics is a lower saturation voltage than predicted by 
simple theory, and much lower saturation currents, which are almost drain voltage 
independent. The maximum electron and hole velocities in silicon are 1W-cm S-1, and 
8XJ06CM s-I respectively, and occur for field magnitudes of approximately 
7x10'V cm-. 
3.5.5. Unusual Operating Modes. 
Two unusual operating models which stem from increased internal electric field in 
small geometry IGFETs are punch through and hot carrier effects. 
Punch Through 
If a transistor's channel is sufficiently short, or if the drain bias is sufficiently 
large, it is possible for the drain depletion region to extend all the way to the source 
depletion region, thereby allowing current to flow regardless of the gate potential. The 
onset of this effect can be easily predicted since it is when the sum of the source and 
drain depletion widths equals their separation. A second deep channel implant, which 
reduces the drain depletion motions, is the processing solution to control this effect. 
1,36 Avalanche breakdown of the channel is also possible if the field is high enough, 
but that usually occurs only in transistors with very high doping concentrations. 
Hot Carriers 
In small geometry transistors the electric fields can be large enough to accelerate 
charge carriers to energies of a few electron volts. The equivalent thermal temperature 
of such electrons is tens of thousands of degrees K. Hence the name hot carriers. Prob- 
lems in IGFETs start to occur when the carriers reach energies sufficiently high to 
allow them to cross the silicon - silicon dioxide interface. That energy is around 3.1eV 
for electrons. 
If the carriers reach sufficient energy to be injected into the oxide they may 
become trapped and influence the characteristics of the transistor. This is probably the 
most important aspect of hot electrons and certainly the most studied. 37-48 
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Other effects such as increased gate current, substrate currents, and biasing of 
parasitic transistors are also a problem. What makes oxide injection and capture the 
main problem is the way that it can slowly alter the transistor characteristics over a 
long period of time. 
There are three mechanisms for hot electron generation in IGFETs. They are 
substrate hot electrons (SHE), channel hot electrons (CHE), and avalanche hot elec- 
trons (AHE). 
Substrate hot electrons arise from a strong gate electric field. As shown in figure 
3.11, thermal electron-hole pairs are split by the field and the electrons are accelerated 
towards the silicon-silicon dioxide interface. If they gain enough energy they will 
penetrate the oxide and possibly be trapped. The probability of emission is the same 
for the entire channel, but fairly low compared to the other mechanisms. 
SUBSTRATE HOTELECTRONS 
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Figure 3.11, Substrate Hot Electron Mechanism. 
Channel hot electrons occur under different bias conditions than SHE. 'Figure 
3.12 shows that the channel must be in strong inversion with a high tangential field. A 
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'lucky electron'45 gains energy from the tangential field before having an energy con- 
serving but direction changing collision with a lattice atom. The electron is deflected at 
the interface, and, if it has sufficient energy, into the oxide. CHE's have an increased 
probability of occurring towards the drain end of the channel. They are more prob- 
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Figure 3.12, Channel Hot Electron Mechanism. 
Avalanche hot electrons occur at the drain end of the channel in the drain deple- 
tion region, as shown in figure 3.13. The bias conditions best suited to AHE are a 
high drain bias and a gate bias just above the threshold voltage. The mechanism 
involves channel charge carriers being injected into the high field region in the drain 
depletion region. There they gain sufficient energy to create an electron hole pair on 
collision with a lattice atom. After the collision the electron may still have enough 
energy to be injected into the oxide. The electron generated in the collision may be 
accelerated by the field and cause avalanche multiplication, the hole may gain suffi. 
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Figure 3.13, Avalanche Hot Electron Mechanism. 
What actually happens in the oxide once the electrons and holes are injected has 
been the subject of many theories. 39,44,46,47 The current theories38,40 suggest a number 
of mechanisms are responsible for characteristics degradation, depending on the bias 
conditions. Degradation of device parameters can occur because of trapped charge in 
the oxide and though the creation of interface traps. It is thought that hot holes form 
neutral interface trap centres. Then hot electrons injected under different bias condi- 
tions become trapped at these centres. This explains earlier observations that bias 
cycling increased degradation. The current thought is that degradation in transconduc- 
tance and subthreshold slope can be caused just by oxide trapped hot electrons, but not 
just by generated interface traps. Enhanced degradation occurs when electrons are 
injected into a region previously subjected to hot holes which have generated interface 
trap centres. 
A simple circuit model of an IGFET after hot carrier damage is shown in figure 
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Figure 3.14, An equivalent model for a Hot Electron Damaged IGFET. 
common gate bias. The damaged transistor has an increased threshold due to trapped 
charge. Although it is a simplistic model, it has some physical merits in that AHE 
damage occurs only at the drain end of the channel. 
3.6. Models. 
Because of the long times required to fabricate an integrated circuit (6 to 22 
weeks), and the high degree of interaction between a complex array of design vari- 
ables, it is useful and almost essential to perform computer simulations to predict their 
device and circuit performance before they are fabricated. Simulation is also a useful 
way to investigate internal device phenomena. 
3.6.1. Circuit Models. 
Since there are many transistors in a large intergrated circuit, the CAD model of 
an IGFET for circuit simulators must be simple enough to allow fast computation, but 
complex enough that the essential characteristics are modelled. 
There are a number of such models. "-" One of the most widely used models is 
called SPICE. 14,18,49 
SPICE is based on semi-physical equations, similar to what was described previ- 
ously, and uses empirically determined parameters. SPICE, level 1, uses the following 
parameters, the transistors drawn length and width, parameters describing the reduc- 
tion of those lengths due to processing, the oxide thickness, the threshold voltage and a 
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parameter relating it to substrate bias, and the mobility and a parameter relating it to 
gate voltage, in order to predict the drain current for a given set of terminal biases. It 
is successful for transistors larger than about 3 microns. SPICE, level 3, uses additional 
empirical parameters to adjust 'the threshold voltage for small geometry effects, to 
model velocity saturation, adjust the subthreshold slope, and model change length 
modulation, 49 in smaller geometry devices. 
3.6.2. Device Models. 
CAD models for a single transistor tend to be much more complex than for cir- 
cuits because the designer wants to know more and relatively greater amounts of com- 
puter time are feasible for one transistor than for many. 
The main use of device simulators is not just to predict the behaviour of the ter- 
minal characteristics of the transistor but to show the internal operation ( carrier densi- 
ties, electric potentials and fields) for various operating conditions. 
To achieve this aim, most device simulators use a grid of points representing posi- 
tions in the bulk and the oxide of a transistor in two or three dimensions. Each point 
can then be assigned material characteristics, doping characteristics, electric field and 
potential magnitudes and charge carrier densities, as numerical solutions to the dif- 
ferential equations relating these parameters are found. When convergent solutions for 
each external bias condition are found the values at each grid point for carrier density 
and velocity, electric potential and field magnitudes as well as the terminal characteris- 
tics of the transistor can be plotted in some meaningful manner. The nature of the 
display depends on what the designer wishes to know. 
Some popular CAD software packages for this purpose are MINIMOS, 50 
PISCES, 51 and CANDE. 52 
MINIMOS 
MR41MOS was probably one of the first successful MOSFET CAD device 
models. It is restricted to the standard MOSFET structure, but choices of three gate 
materials, oxide thickness, and vertical doping profiles, are allowed by the user. It uses 
a rectangular two-dimensional grid and solves the semiconductor equations using 
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finite-difference solutions between grid nodes. It uses analytic models for mobility and 
can model carrier generation and recombination for most mechanisms including impact 
ionisation. 
MINIMOS solves on the basic Poisson equation and models both electron and 
hole currents considering both diffusion and drift mechanisms. It depends on 
Boltzmann statistics for carrier density, and uses the Einstein relationship between dif- 
fusion and mobility constants. 
PISCES 
PISCES is a general purpose semiconductor device modelling program. It can 
produce solutions for any device structure and it models both types of carriers con- 
currently making it useful for bipolar as well as MOS transistors. This is at the expense 
of large amounts of computing time to reach a solution. 
PISCES uses a rectangular mesh grid based on a bisected rectangular starting 
grid. The solution method is continuous Gummel (three different equations solved 
sequentially with only one variable varying at one time) and Newton's method (where 
all variables vary concurrently). The choice of solutions depends on the type of device 
modelled, and must be specified by the designer. A number of substrate and surface 
layer materials are available with the geometry freely described by the user, or entered 
from a process simulator output. 
The basic equations solved are the semiconductor Poisson equation, along with 
carrier continuity and equations to handle a number of generation and recombination 
mechanisms. The carrier currents again are modelled for both drift and diffusion 
mechanisms, but Fermi-Dirac statistics are used to model carrier concentration and the 
diffusion to mobility constant relationship. Multiple mobility models are available, 
along with boundary conditions for a variety of semiconductor surface contacts, and 
models for incomplete donor and acceptor ionisation. 
In short, PISCES embodies into its models most of the semiconductor physics 
known today. Unfortunately this requires a lot of effort by the user to describe a dev- 
ice and requires huge amounts of computer time to find the solution. 
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CANDE 
The capabilities of CANDE exists midway between those of MENTIMOS and that 
of PISCES. It allows more flexibility of transistor geometry than MR4IMOS and only 
uses the relevant models from PISCES in order to increase computation speed. 
CANDE uses a rectangular grid and accepts two dimensional doping profiles. 
Poisson's equation is solved using a finite difference approximation over the grid node 
points. It uses similar statistics and continuity equations to PISCES but uses an analytic 
mobility model, with a look-up table for doping, that includes both tangential and per- 
pendicular electric field effects. Work function differences between materials are also 
modelled. To speed solutions, only one carrier type is modelled for any structure, 
depending on the channel impurity type. That simplification greatly increases computer 
speed, and only slightly limits the range of problems that CANDE can solve. 
3.7. Chapter Summary. 
In this chapter the basic physics required to model an IGFET were discussed. 
Included was, the background physics for describing electron densities in crystals, the 
effect of introducing dopants, and charge mobility mechanisms. The simple pn junc- 
tion and MOS capacitor were also presented. The subthreshold, linear and saturation 
regions of IGFET operation were described along with the effect of ion implantation 
and small geometry effects. Finally a brief description of CAD tools for modelling 
IGFET behaviour was given. 
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Chapter 4. Progressional Offset Technique. 
4.1. Introduction. 
The importance of edge effects to the IGFET, and the need to study them, was 
outlined in chapter one. In this chapter a novel design technique will be presented 
which advances positional precision in experimental structures. The improved resolu- 
tion, from the progressional offset technique, is applied to the study of source and 
drain edge effects in the following chapters. 
Investigation of edge characteristics is of the most importance to minimum 
geometry transistors. Test structures for studying edge effects should ideally be con- 
structed in the edge region of those transistors. However, by definition, it is impossible 
to fabricate any structure smaller than the "minimum geometry transistor" using the 
same processing techniques. 
By examining the tolerances which define the minimum geometry for a certain 
processing technology, it is possible to avoid the need of producing structures smaller 
than the minimum geometry by the use of a technique for greater control in the posi- 
tioning of relative edges. With that technique it is possible to build suitable test struc- 
tures for studying IGFET edge effects. 
4.2. Standard Fabrication Positional Tolerance. 
The design of standard fabrication processes has the objective of achieving the 
maximum number of functional' integrated circuits per wafer. That objective clearly 
must influence the specification of the minimum transistor size. The combined toler- 
ances of the pattern generation resolution, mask alignment accuracy, and processing 
related effects must be considered when determining the minimum allowed dimensions. 
There are two aspects to the minimum geometry of a feature. They are, the absolute 
size of the structure (ie the length and width), and the relative position of that feature 
to other features in the device. t It is the latter which is of interest here. Figure 4.1, 
shows the definitions which will be used to mathematically describe the relationship 
t Incidently, the complete set of minimum sizes and spaces for a given process are called the -design rules! ', which also include the electrical specifications of the pr(xess. 
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Figure 4.1, The alignment of features on different mask levels. 
They are; P I., P 1.2,,, and P 1,12b " which are positions of the 
feature relative to another 
feature on the same mask, WI., W2., and W2b , which are the widths of a feature, and 
A. b I which is the 
displacement in alignment between masks. The separations between 
edges can then be calculated with the following formulae. 
1-W 




- Ple + Aab + P142b -L W2 (4.2) 22b 
The relative error in the separations can be readily determined by differentiating with 
respect to x, 
t The assunption of perfect orthogonality enables each dimension to be considered independently. In 
reality, the errors in orthogonality are ummlly small enough that they can be neglected. 
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aSl. 2.1 8W1. 
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aP 1.2.1 aW24 (4.3) 
ax 2 ax 2 ax 
aSI. 2b 1 awl, apl. Mob 1 aW2b + ýX- + (4.4) ax 2 ax ax x ax 2 ax 
and substituting for the partial differential by the uncertainty (A) in each variable. 
ASI. 2 ý-' 
I-AWI, + AP142a '1 AW2a (4.5) a22 
=1 AWI. - API. + AA. b + APla2 -1 AW2b (4.6) ASla2 b2b2 
The magnitude of the errors in position, width and alignment can be determined by 
considering the contribution of each step in the definition of a feature. 
Pattern Generation Resolution. 
The pattern definition stage of feature definition can effect both the width and 
positional tolerances of a feature. Whether the pattern is defined by an optical, or elec- 
tron beam pattern generator the errors can be classified as; the error in defining the 
shape size (AW=. t: dSS), and the error in stage positioning (AP=±dSM). Typical 
magnitudes of these errors were given in table 2.1 on page 36 
Mask Alignment Accuracy. 
When the mask for one layer is aligned to the mark left after pattern definition of 
a previous layer, there is a possibility of misalignment. The resolution of the alignment 
mechanism, and alteration by previous processing to the alignment mark, contribute to 
the misalignment. The tolerance can be expressed as :! -AA. The alignment accuracy 
for a number of photolithography exposure tools was given in table 2.2. 
Processing Related Accuracy. 
A number of processing steps affect the width and relative position of a feature. 
Probably the most obvious is that of etching. Over and under etching of a material 
effects the width of a feature (AW = tAetch - The width may also vary with depth, 
depending on the etching conditions. Variations of a few hundred angstroms are con- 
sidered acceptable. 
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Oxidation will also effect the width of a feature. The effect may be to inerease, 
the feature size, as the bird's beak does to field oxide width, or decrease the feature 
size by consuming material, as polysilicon oxidation does to the gate width. In either 
case the effect is only on the feature width (AW=.!:, &ox). Changes caused by oxida- 
tion can range from a few hundreds of angstroms in gate width, to nearly a micron of 
field oxide encroachment. 
Sideways diffusion under a dopant mask, or during a post-implant anneal, can 
also effect the feature width. Again, depending on whether the feature was the doped 
area or the undoped area, the tolerance can take either sign (: t Adiff ). Some values 
for sideways diffusion are given in table 1.6. 
Another effect of high temperature processing, such as diffusion, can be wafer 
warpage which results in a scaling of the wafer relative to the mask. If the ratio of the 
mask to wafer dimensions is (1 - (x)/l then the relative errors introduced are 
AW =: L-oM and AP =: taP. The effect on feature width is small, but the effect on 
position across a wafer can be on the order of microns. 
Minimum Dimensions Using Standard Fabrication. 
By considering the maximum error iri relative edge positions, the minimum 
dimensions of a device can be determined. The two cases, relative separation between 
features defined by a single mask, and relative separation between features defined by 
two masks, will be considered separately. 
First consider the case of two features on one mask. The worst case error would 
be when all the errors combine to cause the greatest displacement. The error in the 
width of the first feature would be 
Awl,, =ASS + Aetch + Adiff + Aox (4.7) 
if the wafer warpage is small. The worst case errors in the second width would be for 
errors in the opposite direction. However, the second feature is processed in exactly 
the same way as the first, so, with the exception of the pattern generation term ASS, 
the errors must have the same sign. 
Aw 2. = - ASS + Aetch + Adiff + Aox (4.8) 
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The error in the positional term P1.2. is only from the pattern generator, or 
, 6PI,, 2,, 2--16SM 
(4.9) 
The error in the relative position of feature edges on one mask level can be determined 
by substitution of equations 4.7,4.8, and 4.9 into equation 4.5. The result after 
rationalisation is 
46SI. 2.7--'6SS 
+ ASM (4.10) 
The second case, relative position between features on different masks, yields a 
significantly different solution. The error in the width of the first feature takes a simi- 
lar form, except for the addition of superscripts to differentiate between processing on 
the two layers. 
AW,. =ASS + Aetchl + Adiff' + AOXA (4.11) 
The errors in position for worst case are; 
AP 1. =- ASM (4.12) 
'IP 1,2b = ASM (4.13) 
AA. b = AA (4.14) 
This time the error in the width of the second feature is free to take any sign since it is 
from independent processing actions. * The worst case is 
AW2b - -ASS - Aetch" - Adiff "- AoxB (4.15) 
Again substitution and rationalisation gives the total error, which is 
16S%2bý-'ASS + 2ASM + AA. b 
(Adiff I+ &oxA + Aetch A+ Adiff I+ Aox" + Aetch" (4.16) 2 
Of course all of the etching, diffusion, and oxidation terms cannot exist at once, but 
the error is still larger than that between features on the same mask. 
* In a comPlex Process there may be Cuddation, and difMon wwring for both levels at once. 
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The minimum allowed feature size must be large enough that the calculated vari- 
ation in feature width would not make a significant difference to device performance. 
Uncertainty in the edge position also constricts the feature width by requiring a 
minimum overlap or gap. 
A couple of example tolerances might help to put things in perspective. The 
spacing between two polysilicon bars, the result of etching after exposure using an opti- 
cally generated mask, would have a tolerance in the range of 0.05 to 0.10 pm. The 
tolerance between a polysilicon bar and a contact hole, with R. I. E. etching after direct 
step to wafer exposure, would be at least 1.0 ýLm. 
4.3. Progressional Offset Technique. 
Most of the important edge regions described in chapter one exist between 
features on two levels which are patterned using different techniques for each level. 
The gate, which can be taken as the reference level, is patterned using R. I. E. etching. 
The width of the channel is defined predominately by oxidation after a mask is defined 
by R. I. E. etching. The length of the channel is defined by implantation using the gate 
as a mask, but then altered by sideways diffusion. If the "edges" are the transition 
zones defined by the tolerance in length and width, then clearly the two level toler- 
ances of current production technology prevent the construction of test structures small 
enough to fit in those regions. Another approach must be used. 
Yield Objectives. 
The production yield objective is usually also appropriate to the construction of 
test structures, but, it is not essential. The objective of a test structure to study edge 
effects in IGFET's is to gain knowledge about the transistor operation at the edge 
regions. It is sufficient to have a few structures to test. As long as a "correct" structure 
can be guaranteed to occur, and can be identified once it does, it is not necessary to 
have millions of identical structures on a wafer. This is a key concept in the progres- 
sional offset technique. 
-167- 
Progressional Offset Scheme. 
It was previously shown that the control over relative edge positions is around an 
order of magnitude better between features on the same mask than between features 
on different masks. That property can be employed in a progressional offset scheme to 
allow manipulation of edge relationships with a fine degree of control. Figure 4.2, 
illustrates the progressional offset technique. 
Intended Structure. 
Figure 4.2, The progressional offset technique. 
As it can be seen, tolerances are built into the mask set so that any variations in pro- 
cessing can be compensated for by one of the structures in the scheme. The offsets in 
the structures are implemented in a progressive manner including displacements to 
each side of the intended structure. In that way, variations in processing only alter the 
position of the intended structure in the progression. Figure 4.3, shows how this 
scheme could compensate for processing effects. The progressional offset technique 
allows the construction of precision structures by coping with processing uncertainties. 
Resulting Minimum Resolution. 
The resulting minimum resolution of the progressional offset technique is just the 
uncertainity in position of features on one mask, which is given by equation 4.10. 
Thus, at least an order of magnitude improvement in control of edge relationships is 
available for design of test structures. The resolution is defined by the mask making 
mechanism, and a structure "as drawn" on the mask can be created on a wafer. The 
cost of the improvement is the loss of knowledge of exactly where that structure is. If 
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Intended Structure after mis-alignment. 
Intended Structure after overetching. 
Intended Structure after sideways diffusion. 
MOM IMF= 
Figure 4.3, Processing variation compensation through the progressional offset technique. 
the maximum designed offset is sufficient to accommodate the processing variations, 
the intended structure is guaranteed to exist, somewhere in the range of the progres- 
sional offsets. 
4.4. Progressional Offset Alignment Technique. 
It is clear that, to be able to perform electrical tests on the precision test structure 
it must somehow be located. It is obvious that destructive physical methods of location 
or alignment would not be appropriate. Therefore some simple form of electrical loca- 
tion or alignment is necessary for locating the intended structure. 
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Alignment Technique Requirements. 
The main requirement of an electrical alignment technique is that the measured 
value should be strongly related to the separation or overlap of the sub-structures to be 
aligned. It may be current flow between contacting layers, the magnitude of the field 
effect on a channel, or the capacitance between structures. A secondary requirement, 
which is not essential but quite useful, is that the technique should be able to be cali- 
brated. It could then be used to measure the magnitude of the misalignment, not only 
on test structures but also in the analysis of badly fabricated production samples. 
Confirmation using a cross-over pattern. 
A useful technique in confirming the position of the perfectly aligned or intended 
structure, is that of designing a "cross-over" pattern into the progressional offset 
scheme. It can help pin-point the "center" of the pattern. 1 Figure 4.4, shows the exam- 
ple of aligning a conductor to a contact hole. 
Lv I Lv 
v 
Figure 4.4, Application of cross-over for alignment detection. 
It can be seen that the intended device lies between the two misaligned structures. If 
current through the contact is used as the alignment technique, then, as the devices are 
measured from left to right, the current will first increase, then stay steady for one or 
more structures, and eventually fall again. The cross-over is the midpoint between the 
rise and fall, and also the location of the aligned device. 
Physical Verification. 
Physical verification of the relative edges positions after tests are complete would 
be a useful confirmation of the electrical alignment technique. Optical microscopes 
could look at features visible from the surface, but their resolution (see table 2.12) 
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would not likely be sufficient. Scanning Electron Microscopes can easily measure dis- 
placements between features on the surface, but can not "see" through oxides to 
features below. A cross section and staining technique is useful for most structures, 
but relationships to edges of doped areas are dogged by problems in delineating the 
edge of a junction. It is possible to determine the metallurgical junctions but not the 
carrier concentrations this way. Although physical verification is always desirable, it is 
often very difficult and inconclusive. 
4.5. Processing factors influencing implementation. 
There are a few processing factors which can influence the implementation of the 
progressional offset technique and limit its resolution. They are variation in etching 
rates, both locally and across a wafer, and the effect of underlying topography. 
Edge derinition. 
Edge variations caused by variations in etching rates in polycrystalline materials 
can effect the resolution of the technique. Figure 4.5, shows a schematic plan view of 
an edge. Small variations in the etch rate can cause inconsistencies in the position of 
an edge, effecting both the separation between like edges in the progressional offset 
pattern and the linearity of a single feature. The resolution of the technique is there- 
fore limited to the magnitude of such variations plus the pattern generator uncertainty. 
Topography. 
Variations in the underlying topography can cause problems for a progressional 
offset scheme. Figure 4.6, shows a steep step in the underlying topography where 
perhaps metal may have to be patterned. Since the application of the photoresist pro- 
vides some measure of planarisation, one structure in the progressional offset will have 
a thicker resist (t=T) to expose, with the same energy density, than another (t<T). 
That will result in offsets in the position of the etching mask edge that are not common 
to all sites in the progressional offset scheme. Two conclusions are; to avoid progres- 
sional offsets across drastic changes in topography, and if it is necessary to construct 
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Figure 4.5, Local variations in etch rate. 
Variations over distance. 
Variations in processing over a wafer could have profound effects on the progres- 
sional offset technique. Thermal variations in furnace tubes, implanter dose con- 
sistency, photolithography, and etching variations across a wafer, have the' potential to 
violate the assumption of the progressional offset. Therefore it is important to keep the 
progressional offset pattern compact to avoid aberrations to the pattern. 
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4.6. Chapter Summary. 
A technique to build test structures with greater relative positional control than 
that available with standard production procedures has been described. The technique 
was given the name "progressional offset technique". The maximum resolution of the 
method ývas theoretically shown to be equal to the pattern generators positional accu- 
racy, even after variations caused by processing. The technique requires an electrical 
method of determining the position of the intended structure in progressional array 
and it was suggested that a cross-over pattern designed into the structures would make 
confirmation easier. Finally, local edge position variation, steep topography, and pro- 
cessing variations across the array were discussed as possible complications. 
4.7. References. 
1. Henderson, B. M., Gundlach, A. M., and Walton, A. J., "Integrated-Circuit Test 
Structure which uses a Vernier to Electrically Measure Mask Misalignment, " 
Electronics Letters, vol. 19, no. 21,13 Oct. 1983. 
Figure 4.6, Topography variations can effect the scheme. 
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Chapter 5. Mis-aligned Gate Experiment. 
5.1. Introduction. 
In chapter one, the region of an IGFET where the gate overlaps the source and 
drain was identified as an important edge region. In this chapter an experiment into 
the effect of this region on electrical characteristics, using the progressional offset tech- 
nique to build suitable test structures, is described. The objective of the experiment 
was to build transistors with varying degrees of gate to drain (and source) overlaps, 
including gaps, on the same wafer, so that adequately controlled experiments on the 
effect of the overlap could be performed. 
5.2. Background. 
During the period of this Ph. D. research there was increased interest in source 
and drain edge effects. A few papers appeared during 1986,1-5 more followed in 
1987,6-9 and one is promised in a major conference in 1988.10 
That work can be classified into two groups. They are; papers by researchers 
interested in the effect of the gate electric field overlapping the source and drain, 3,4,7,8 
and those interested in detecting and characteristing transistors where there is no gate 
overlap of the source or drain. 1,2,5,6,9,10 Both groups are briefly discussed in the fol- 
lowing sections. 
Gate to Channel Overlap Effects. 
The most important feature of gate overlap of the source and drain is the way it 
increases gate capacitance (Miller capacitance). The increased gate capacitance affects 
the transistor's a. c. characteristics to the detriment of circuit speed. This effect is weil 
known and was the motivation for the reduction in gate-to-source and gate-to-drain 
overlaps brought about by the processing advances mentioned in chapter one. There 
are, however, other effects. 
The sourc 
*e 
and drain regions of an IGFET also effect the d. c. electrical charac- 
teristics since they represent a resistance in series with the channel. Attempts are usu- 
ally made to keep the contribution to the total resistance small, but the series resistance 
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is still significant. The resistance of the transition region from the source, or drain, 
doping to the channel doping can be influenced by the gate electric field. As the chan- 
nel lengths become smaller the transition region resistance becomes more important. 
Since the transition region is effected by the gate electric field, and the gate electric 
field is affected by the degree of overlap of the gate to the source and drain, it follows 
that this is an important area for edge effect experiments. The effect on LDDt transis- 
tors is of greater importance since the lightly doped region can be influenced to a 
greater extent by the gate electric field. The experimental work in this field has so far 
been limited to characterisation of gate-voltage-dependent series resistance in standard 
and LDD transistors. 
Asymmetric Transistors. 
Figure 5.1 shows how asymmetric transistors can result from the off-axis anti- 
channeling implant and sidewall-spacer technology. 
An off-axis implantation. to avoid 
imklaut channelin and oxide side- 
wall spacers, to mkimise overlap, 
are common VLSI techniques. _ri_ 
TI I 
But an asymmetrical transistor can 
result from short activation steps. 
Figure 5.1, "Accidental" Asymmetric Transistor Formation. 
Since sidewall spacer technology (Shown in figure 5.2) is routinely used in LDD tech- 
nologies (to avoid hot electron effects) and minimum geometry technologies (to avoid 
gate-drain capacitance) the problem could be a widespread one. Research has shown 
that not only do asymmetric transistors result in changes in predicted operating 
t lighdy Doped Drains (LDD). 
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currents, but cause entirely different operation in some configurations. 
1 In some cases 
LDD transistors actually have worse hot electron performance than standard transis- 
tors, and it is now thought that this is due to asymmetric effects. 
9 
Proposals for Novel Devices. 
There was even a proposal predating the "accidental" asymmetric transistors, to 
use incompletely gated transistors to overcome some of the "small geometry effects". 
11 
The proposed structure was to have a gap in gate-to-channel coverage on both the 
source and drain sides of the channel. Computer simulations were used to compare the 
proposed structure against the standard MOSFET for such features as threshold voltage 
reduction and punch through voltage. They were found to be superior to those of the 
standard transistor. 
Worldwide Experimental Work. 
The first experimental characteristics of incompletely gated field effect transistors 
followed from that theoretical study. 12 It appears that the gate and gap lengths were 
one micron, but no details of the fabrication process, or the gate material, were given. 
Since the authors were mainly concerned about the punch through and threshold vol- 
tages, insufficient details about the other characteristics were given to make comparis- 
ons with this Ph. D. research. There has not been any follow-up of this work in any of 
the major journals. 
There was however, one other experimental program concurrent with this Ph. D. 
research. It was aimed at identifying and characterising accidental asymmetric transis- 
tors. 1,2,6 It used sidewall spacer technology, shown in figure 5.2, to build a number of 
transistors with gaps in gate-to-channel coverage. Those transistors were called "weakly 
overlapped". The main purpose of the experiment was to allow asymmetric transistors 
to occur by the off axis anti-channeling implant being* shadowed by the gate-sidewall- 
spacer structure. 
In that experiment a number of wafers were prepared with large sidewall spacers 
using a joint process up to step five in figure 5.2. Then different annealing times were 
used to achieve a variety of gaps and overlaps in gate-to-source and gate-to-drain 
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3) R. I. E. Etchback. 
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Is polysilicon 
IM Silicon Dioxide 
Figure 5.2, Sidewall Spacer Technology. 
coverage. That experiment did succeed in demonstrating asymmetric effects, but one 
must wonder about the other differences between the transistors. The technique 
required transistors with different gap sizes to be on different wafers because of the 
approach of varying the heat treatment. Other factors, such as channel doping and 
oxide thicknesses, can also vary from wafer to wafer and might well have influenced 
the results. There is also the question of how the variation in sideways diffusion of the 
source and drain affects the junction behaviour. 
Although there were drawbacks in the method of that research, it was important 
since it made the international community aware of the importance of edge effects in 
standard production IGFETs. 
Furthermore, the term "weakly overlapped" may be appropriate for transistors 
whose gates slightly overlap, or perhaps even for those that nearly overlap the channel, 
2) Gate Oxidised. 
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but it is completely misleading for the transistors which have a gap in gate-to-channel 
coverage. The terms'used in this thesis are; a source gap transistor (SGT) for a transis- 
tor with a gap in gate-to-channel coverage at the source side of the channel, a drain 
gap transistor (DGT) for a transistor with a gap in gate-to-channel coverage at the 
drain side of the channel, and a normally gated transistor (NGT) for a transistor with 
complete gate-to-channel coverage. 
5.3. Experiment Design 
The design of an experiment for studying the effect of gate-to-channel coverage 
on the IGFET required not only the design of a test chip but also the design of a non- 
self-aligned-gate process with which to fabricate it. From the beginning, the conscious 
decision was taken to keep the design of both the chip and the process as simple as 
possible. That simplicity was to have allowed the highest chance of first time success 
along with the fastest design-to-chips turn around time. That decision also meant that 
in theory any unexpected effects would be easier to identify on the simpler design. 
The criteria for process simplicity was met by using a non-self-aligned metal gate 
enhancement mode MOSFET process. Although commercially obsolete, it was updated 
to take advantage of the two orders of magnitude resolution improvement through the 
use of ion-implantation, direct-step-to-wafer photolithography, and reactive ion etch- 
ing. 
5.3.1. Sub-experiment for Edge Variation. 
In the previous chapter, it was noted that local etching variations limit the resolu- 
tion of the progressional offset technique. It was important to gain some insight into 
that limitation before designing the test chip. The objective of the sub-experiment was 
to establish the magnitude of the local etching variation and to assess the effect of 
metal thickness on the variation. The information required for the main experiment 
was; what was the optimal metal gate thickness, and what was the resulting local edge 
variation for that thickness. 
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Experiment Design. 
A general purpose test recticle, containing lines, spaces, holes and isolated 
squares in a number of sizes from 0.9 to 5.0 microns, was used to pattern aluminium 
using the following procedure. 
1) Thermal wet oxidation was used to grow a 550 A oxide over bare silicon to mimic 
the "gate oxide" in the main experiment. 
2) High purity aluminium was deposited by evaporation to obtain three different 
thicknesses on separate wafers. 
3) An HPR-204 photoresist film was spun on the aluminium, and patterned by the 
general purpose test recticle using direct-step-to-wafer exposure. 
4) The pattern was transferred to the aluminium using a chlorine chemistry R. I. E. 
system. Three separate etches were required to accommodate the different 
thicknesses. 
5) The patterned wafers were then transferred to a furnace for low temperature sinter- 
ing of (non-existent) contacts, as they would be in the main experiment. 
Measurement Technique. 
Three separate sets of measurements were made on the wafers to establish the 
metal thickness, and the pattern pitch and edge variations. 
Four point probe electrical conductivity measurements were made after step 2 as 
one method of determining the metal thickness. After the wafers were patterned, a 
mechanical stylus (Sloan Dektak) was used to measure the wafer thickness at each die 
site on the wafer. Then the wafers were gold coated and examined using an SEM. The 
SEM measurements were used to determine the edge roughness and pitch for 1.5 and 
2.0 micron lines and spaces. The edge roughness was defined as the magnitude of the 
edge variation along a length of line that was five times its width. 
AU the measurements were stored using the program "dbase" written for this work 
and briefly described in the appendix. 
-179- 
Results. 
The results of the experiment contained some process specific information. The 
evaporator deposition rate at the power used was found to be 110 
As-', with a radial 
variation of 1.3% and a standard deviation between wafers of 1.6%. It was fqund that 
there was good correlation between the electrical and mechanical thickness measure- 
ments, and a calibration factor was determined. 
The results of importance to the main experiment are shown in the plot in figure 
5.3. 
2 
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Figure S. 3, Geometry control for LS ýLm, lines. 
It can be seen from the plot that the variation in edge roughness and the standard 
deviation in the pitch are closely related, which was what was predicted in the previous 
chapter. It can also be seen that the edge roughness decreases as the metal thickness 
decreases. It is also apparent that if thickcr metal is necessary for pads (to prolong pad 
life under probe contact) the best choice is the 0.5 ýLm value as it has smaller edge 
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variations than the thicker metal. A similar plot resulted 
for the 2.0 pm geometries. 
The important conclusion for the main experiment was that 0.5 ýLm thick 
aluminium should be used as the gate material with the minimum offset step size 
being 
150 nm. 
5.3.2. Chip Structure. 
Figure 5.4 shows a three dimensional schematic of a progressional offset array 
for 
Down the columns of the arrays the alignment of the gate to the channel was varied. 
Across a row the channel and gate lengths were increased. Large completely gated test 
structures were also included on every third column to act as controls for processing 
variations. In the actual layout the transistors were centered between three pads so that 
a '7 by N" probe card could be used to make connection to the source, drain, and 
gate. The backside of the wafer was used as the substrate connection. 
Figure 5.4,3-D schematic of the progressional offset array chip structure. 
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5.3.3. Layout Methodology 
The layout methodology was unusual in that a graphical layout editor was not 
used to create the layout. Instead the data base described in the appendix was used. 
First a suitable entity was created to contain the rectangles that would make up 
the layout. The entity was called "layout" and contained the fields, "object", 'layer", 
"xcenter", "ycenter", "xsize", "ysize", "mite", flysite", "type", "xcomer", and "ycomer". 
The "object" field was a text field containing the name of the layout object described 
by the rest of the fields which were numerical. The 'layer" field contained the mask 
layer number. The "xcenter" and "ycenter" fields described the location of the center of 
a rectangle relative to the center of a transistor site, and the fields "xsize" and "ysize" 
defined the width and and length of it. The "xsite" and "ysite" fields contained the 
number of the transistor site. The "type" field was a flag for whether or not the transis- 
tor was a reference transistor, and the "xcorner" and "ycorner" fields contained the dis- 
placement vector from the chips lower left hand corner to the rectangles lower left 
hand comer. The database used the scale of 100 units to a micron. 
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Figure 5.5, The basic six pad "shell". 
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To achieve the most effective use of the `2 by N" array of pads, two transistors 
used six pads in the basic "shell" shown in figure 5.5. In that way a square chip 2.8 
mm on a side had an array of 18 X 18 pads which allowed for an array of transistors 
containing nine rows and twelve columns. Table 5.1, contains the database description 
of the pad "shell" as it was typed in. 
Object layer xcenter ycenter xsize ysize xsite ysite 
gpad 4 12000 12000 12000 12000 2 1 
dpad 4 12000 -12000 12000 12000 2 1 
spad 4 -12000 -12000 12000 12000 2 1 
interconnect 4 3500 6300 5000 600 2 1 
interconnect 4 6300 -3500 600 5000 2 1 
interconnect 4 -6300 -2500 600 7000 2 1 
interconnect 4 1300 2750 600 6500 2 1 
interconnect 4 -3000 1300 7200 600 2 1 
interconnect 4 2700 -1300 6600 600 2 1 
gpad 4 12000 12000 12000 12000 1 1 
dpad 4 -12000 -12000 12000 12000 1 1 
spad 4 -12000 -12000 12000 12000 1 1 
interconnect 4 3500 6300 5000 600 1 1 
interconnect 4 -6300 3500 600 5000 1 1 
interconnect 4 -6300 -3500 600 5000 1 1 
interconnect 4 -2700 1300 6600 600 1 1 
interconnect 4 -2700 -1300 6600 600 1 1 
interconnect 4 1300 2750 600 6500 1 1 
Table 5.1, Database description of the six pad "shell". 
The basic "core" transistor was then defined to fit in the center of the pads. The 
f9core" transistors structure is shown in figure 5.6, and was entered into the database 
using the entries in table 5.2. 
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Figure 5.6, The "core" transistor. 
Object layer xcenter ycenter xsize ysize xsite ysite type 
active 1 0 0 1600 2800 1 1 1 
scontact 3 0 900 800 400 1 1 1 
dcontact 3 0 -900 800 400 1 1 1 
interconnect 4 0 800 1000 400 1 
interconnect 4 0 -800 1000 400 1 
channel 2 0 0 2000 100 1 
gate 4 0 0 2000 100 1 
Table 5.2, The database entries for the "core" transistor. 
The "core" transistor was copied into the second site with the command. 
"rind layout where type=l" 
$'copy 7 with xsite--xsite+l" 
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The site usage was defined to be of varying channel length in the x direction, and 
varying alignment in the y direction for test transistors. Table 5.3, lists the xsite usage 
and table 5.4 the "ysite" usage. Using that scheme every test transistor would have a 
reference transistor as a near neighbour. The range of offsets in the y direction was 
designed to exceed the direct-step-to-wafer projection exposure alignment error perfor- 
mance of 0.3 tLm. 
Xsite Channel length Use 
1 5.00 ýLrn Reference. 
2 1.00 ýLrn Test. 
3 1.15 ýLrn Test. 
4 5.00 ýLrn Reference. 
5 1.30 ýLrn Test. 
6 1.45 ýLrn Test. 
7 5.00 I. LM Reference. 
8 1.60 pm Test. 
9 1.75 i. Lm Test. 
10 5.00 ýLrn Reference. 
11 1.90 ýLrn Test. 
12 2.05 ýLrn Test. 
Table 5.3, The "xsite" usage in the progressional offset array. 
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Ysite Test transistor gate Reference transistor gate 
1 0.60 lim mis-alignment to the drain Aligned with 0.30 ýLrn overlap. 
2 0.45 ýLxn mis-alignment to the drain Aligned with 0.30 ýLm overlap. 
3 0.30 ýLxn mis-alignment to the drain Aligned with 0.30 ýLrn overlap. 
4 0.15 I. Lm mis-alignment' to the drain Aligned with 0.30 pm overlap. 
5 Aligned with zero overlap Aligned with 0.30 pm overlap. 
6 0.15 ýLm mis-alignment to the source Aligned with 0.30 ýLm overlap. 
7 0.30 pm mis-alignment to the source Aligned with 0.30 ýLm overlap. 
8 0.45 ýLm mis-alignment to the source Aligned with 0.30 pm overlap. 
9 0.60 jim mis-alignment to the source Aligned with 0.30 pm overlap. 
Table 5.4, Use of the "y" transistor sites. 
To achieve that layout, the pad "shell" with its "cores" was copied in the following 
manner. 
"find layout" 
"copy with xsite--xsite+2" 
"c w xs--xs+4" 
"find layout" 
w xs--xs+6" 
This created a row of twelve sites. The row was then copied in a similar manner to 
form an array of twelve columns of nine sites, each with a unique "(xsite, ysite)" iden- 
tifier. After those commands each site there would have had a one micron transistor 
with an aligned gate. 
In order to introduce the variation into the array, the reference transistors were 
first identified and then their "type" changed so that subsequent changes were able to 
exclude them. Then the channel and gate lengths were varied. First the channel and 
gate rectangles were selected using the following "dbase" commands. 
"find layout where object=channel" 
Trid layout where obje-ct=gate" 
"union 12" 
This resulted in a set containing all the gates and channel rectangles. The length was 
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then modified by the command. 
"change 300 with ysize=70+15*(xsite-int((xsite-l)/3))', 
Then the only the reference channels were selected, and their size was set to five 
microns, 
"find 1 where type=l" 
"ch 36 w ysize=500" 
and then the gates of the reference transistors were selected, and their size made large 
enough to ensure overlap after processing. 
Next the variation in alignment of the gate to the channel was made for the test 
transistors using the following commands; 
"rind layout where obj=gate" 
"find I where type<>I" 
This selected the test transistors gates, and was followed by a command to adjust the 
alignment to get the desired offsets, 
"change 300 with yce---90 - 15*ysite" 
to complete the array. 
Scribe channels were added simply by typing them in. Finally the transistor rec- 
tangles "xcorner" and "ycorncr" were defined in terms of the chip reference system by 
the commands, 
"find layout where object< >scribe" 
of change 2000 w yco=yce - ysize/2 + ysite*48000 - 13000" 
"change 2000 w xco--xce - xsize/2 + (3*int((xsite-l)/2)-xsite+2*lnt(xsite/2))*24000+59000" 
The rectangles were dumped into file using the database report commands and some 
custom software was written to fracture the rectangles into sizes small enough for the 
pattern generator. 
Since the fine detail is lost in a plot large enough show the whole array, a 
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Figure 5.7, A schematic plan view of the test chip. 
5.3.4. Process Summary. 
A non-self-aligned metal gate process using LOCOS isolation was designed. The 
objective of the process was to be able to build the chip layout previously described. 
The twenty-nine step process is described in the following paragraphs and through the 
likely cross-sections in figures 5.8 to 5.13. 
Step 1 Eleven p-type (100) three inches in diameter wafers with resistivities between 
14 to 20 ohm-cm were used as the starting material. They were cleaned 
before starting a standard LOCOS isolation process. 
Step 2 The first processing began with the growth of a pad oxide. 
Step 3 Silicon-nitride was deposited, using a CVD furnace tube, to act as an oxide 
mask for the field oxidation. 
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Step 4A standard photolithography cell, as was described in chapter two, was used 
to provide a resist layer masking the active area. The active area was defined 
by layer 1 in the database description of the layout. 
Step 5A Boron implant of 2x 1011 atoins CM -2 at 130 KeV. Its purpose was to 
increase the inversion voltage of the field regions to prevent parasitic transis- 
tors. 
Step 6 The surface was cleaned using a buffered HF solution, to remove any con- 
tamination from the implanter pumps, before the silicon nitride was etched in 
CF4 + 02plasma. 
Step 7 The resist mask was removed using fuming nitric acid and the surface cleaned 
using a short HF dip before the next high temperature step. 
Step 8 The field oxide was grown using a 9.5 hour wet oxidation in a 950 *C fur- 
nace. 
Step 9 The front side of the wafer was protected by photoresist while the field oxide 
was etched off the back of the wafer. Then the silicon nitride oxidation mask 
was removed using a plasma similar to step 6. 
Step 10 The pad oxide was removed using a buffered HF chemical etch which left 
bare silicon in the active areas. 
Step 11 The surface was again cleaned with an HF dip before the growth of a sacrifi- 
cial gate oxide. The sacrificial gate oxide was used to getter nitrogen from the 
edges of the field oxide. If left it would have caused a thinning of the gate 
oxide at the edges of the channel, which is called the "white ribbon" effect. 
Step 12 The sacrificial oxide was removed using buffered HF again. At that point the 
LOCOS isolation was complete, and the surface of the active areas was ready 
for the transistor fabrication. 
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Figure 5.8, Non-self-aligned Metal Gate Process. 
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Figure 5.9, Non-self-aligned Metal Gate Process. 
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Figure 5.10, Non-self-aligned Metal Gate Process. 
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Step 13 The surface was again cleaned using an HF dip before the gate oxide growth. 
The gate oxide was grown by a5 minute dry oxidation with an HCI getter, 
followed by 30 minutes of wet oxidation with HCI gettering, and finished by 
a5 min dry oxidation. All were performed in a 950"C furnace. 
Step 14 The channel doping was modified by two boron implants through the gate 
oxide. One implant, 7X 1011 atoms cin -2 at 40 KeV, was to increase the 
threshold voltage. The second, 2X 1012 atoms cm -2 at 130 KeV, was to 
prevent punch through. The surface was then cleaned and annealed at 950 *C 
for 30 minutes in a nitrogen ambient to provide a controlled activation of the 
implants. 
Step 15 A polysilicon layer was deposited by pyrolytic decomposition of silane gas. 
Step 16 The second photolithography cell provided a resist mask defining the channel 
of the transistors. It was defined by mask layer 2 in the database definition. 
Step 17 The channel mask- layer was then transferred into the polysilicon layer using a 
chlorine chemistry reactive ion etcher. 
Step 18 The photoresist was removed using a fuming nitric acid etch. The polysilicon 
was chosen as a source-drain implant mask since it had a fine edge definition 
and could stand the higher temperatures caused by high energy and heavy 
dose implants. High temperature photoresist was not available at the time. 
Step 19 The source and drains were formed by two arsenic implants through the gate 
oxide. Two implants were used to tailor the impurity profile. One was 
8X 1011 atoms Cm -2 at 340 KeV and the other was 8x 1011 atoms CM -2 at 170 
KeV. 
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Figure 5.11, Non-self-aligned Metal Gate Process. 
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Step 20 The implants were annealed in a nitrogen ambient at 950 "C for 30 minutes. 
Step 21 The polysilicon channel mask was then removed using a chemical etch com- 
posed of nitric acid, acetic acid, and hydrofluric acid. It was followed by 
multiple washes. 
Step 22 The next photolithography cell defined the mask for the contacts to the 
source and drain. The contact mask was made from the rectangles on layer 3 
of the database definition. 
Step 23 The contacts were cut using a buffered HF solution. 
Step 24 The photoresist mask was removed using fuming nitric acid and the contacts 
were cleaned prior to metal deposition using a 25: 1 buffered HF solution. 
Step 25 Half a micron of aluminiurn was deposited, in the same way as for the sub- 
experiment, using an electron beam evaporator. 
Step 26 The fourth photolithography stage produced a resist mask to cover the metal 
to remain. The fourth mask was composed of all the rectangles on layer 4 in 
the database layout. 
Step 27 A chlorine based reactive ion etch was used to transfer the metal pattern into 
the aluminium. 
Step 28 The resist was again stripped using fuming nitric acid. 
Step 29 The interface between the silicon and the aluminium, in the contacts, was 
improved using a 10 minute hydrogen-nitrogen sinter at 435 *C. The process- 
ing finished at that point since a passivation mask was not deemed necessary. 
The resulting integrated circuits had a field oxide of 1.0 pm, a gate oxide of 500 
and a gate thickness of 0.5 [Lm. SUPREM, a CAD program for process simulation, 
was used to help design this process. The final impurity profiles for the channel, the 
source and drain, and the field regions are shown in figures 5.14,5.15, and 5.16 
respectively. 
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Figure 5.12, Non-self-aligned Metal Gate Process. 
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Figure 5.13, Non-self-aligned Metal Gate Process. 
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Figure 5.14, Simulated channel impurity profile. 
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Figure 5.16, Simulated field impurity profile. 
5.4. Fabrication Anomaly. 
In chapter two the topics of selectivity and endpoint detection for plasma based 
etching were discussed. The problem of etching the gate oxide below the polysilicon to 
be removed in step 16, was identified as a possible problem with the process because of 
those limitations. The selectivity of the etch was low and the endpoint detection was 
difficult since little polysilicon area was to remain after the etch was complete. How- 
ever, since high temperature photoresists were not available, there was no other solu- 
tion. The precaution was taken to hold part of the batch at step 21. 
Gate to Drain Shorts. 
The first half of the batch was completed and 5 reference transistors were tested. 
All of them exhibited shorts (47.5n) between the gate and either the source or the 
drain. Obviously, they were not the insulating gate transistors envisaged. 
-199- 
The channel and near-channel oxide of the incompletely processed half batch of 
wafers was examined by a mechanical stylus and reflectometry to establish the oxide 
thicknesses. The channel regions consistently had oxide thicknesses of around 580 A. 
The overetched near-channel oxide was only 180 A to 220 A thick. It was clear that the 
near-channel oxide had been seriously damaged by the polysilicon etch. Although the 
near-channel thickness would have been sufficient if it was a good film, it was not, and 
as a result presented plenty of pin-holes through which the gate to drain shorts formed 
during the sintering of the first half of the batch. 
Thermal Oxide Repair. 
One possible solution to the problem would have been to remove the gate oxide 
and regrow it. The difficulty with that solution was that the new gate oxide would have 
grown faster over the source and drain than it would over the channel region because 
of the increased doping. Such a variation would have reduced the usefulness of the 
array. 
However, the original gate oxide provided a lucky opportunity for merely a 
repair of the damaged regions. It was thought that the gate oxide over the channel was 
good. It was known that any further oxidation would occur faster over the source and 
drain, and especially where the oxide was thinner. Therefore a simple "repair" oxida- 
tion of; 5 minutes of dry, 5 minutes of wet with an HC1 getter, and a further five 
minutes of dry, oxidation all at 950 *C was performed based on the rational that the 
oxide over the source and drain would grow quicker and catch-up with the oxide 
thickness over the channel. 
That is in fact what happened. The oxide over the source and drain grew 1.4 
times as fast as the channel oxide. The final channel oxide was 675 A and the near- 
channel oxide was 520 A. The "new" oxide was then thick enough to resist pin holes 
and had a smooth transition from the channel to the source and drain. Processing was 
then completed on those wafers. 
'00 
Opportunity for SEM Alignment Check. 
The damage to the oxide on the first half of the baich provided a unique oppor- 
tunitv to rest tile success of tilt-, progressional offset scheme. Since the position of the 
channel was betrayed by tile etching of the gate oxide where it was not protected by 
the channel mask-, an SEM could be used to compare tile position of the (Yates to the 
position of the channel. A series of scanning electron micrographs down a column of 
11.0 ýLrn test transistors shows the source and drain contacts and the gate in metal, and 
the outline of the channel in the gate oxide. Figure 5.17, shows a mis-alignment of 
0.45 ýLrn, figure 5.18, the mis-alignment of 0.30 I. Lm, figure 5.19, the 0.15 ýLrn mis- 
alignment, and figure 5.220, the perfect alionment of tile gate to the channel. The feasi- 
tl ese SE'Vjsý bility of the progressional offset technique is demonstrated hIIN 
Figure . 5.17, Progressional offset of 0.45 jim. 
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Figure -5.18, Progressional offset of 
0.30 ýLrn. 
Figure 5.19, Progressional offset of 0.15 jjLm. 
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Figure 5.20, Gate to channel alignment in the progressional offset scheme. I 
5.5. Water Vapour Charging. 
The reference transistors tested in the "repaired" half of the batch worked as 
expected with a threshold voltage of 1.17 volts and good drain voltage saturation 
behaviour. Similar results were found for reference transistors on other wafers. The 
first measurement of a test transistor also gave expected results. but when the same 
transistor was immediately measured again, its characteristics appeared to have 
changed. 
It is now known that those changes in the characteristics were due to the charging 
of water vapour that had adsorbed to the gate oxide over the part of the channel that 
was not covered by the -gate electrode. 
At the time tile problem was very perplcxin-(", Y
and it took nearly four months until the actual semiconductor characteristics could be 
confidently and repeatedly measured. Details of the procedures tested are outlined in 
the following sections. 
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Characteristic Variation with Measurement. 
Figure 5.21 contains a plot of the drain current versus gate voltage (the transcon- 
ductance plot) for a one micron transistor with half the channel not covered by the 
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Figure 5.21, Twenty consecutive measurements of a incompletely gated IGFET. 
The plot contains twenty consecutive measurements, with the newest being the one on 
the left. The transistor characteristics clearly were effected by the previous measure- 
ments. At first this was thought to be extreme sensitivity to hot electron effects. 
The simple test of raising all the surface electrodes to the same bias for a fixed 
period ruled out hot electrons, since with all the surface electrodes at the same bias no 
current could have been induced in the transistor but the characteristics were still 
affected. It was also found that reversing the bias caused the opposite effect on the 
characteristics. This gave support to the theory that some form of oxide charge was 
present. 
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There was fear of mobile oxide charge, but the reference transistors did not exhi- 
bit any "fast" form of characteristic modification. The only difference between the test 
transistor and incompletely gated test transistors was what occurred above the gate 
oxide. The thought occurred one day that the increased current could have been due 
to the charged water vapour causing an electric field over the ungated region of the 
channel. This was thought to be a strong possibility since water vapour charge "fring- 
ing" had presented some problems to a project on MOS capacitor analysis. 
HMDS Isolation of the Problem. 
A simple experiment was devised to test whether the effects were due to water 
vapour. A suitable sample was biased for 30 minutes and then tested and its charac- 
teristics plotted. It was then immediately placed in a closed container with HMDS 
vapour which has the effect of converting adsorbed water vapour to a silicon oxide (see 
chapter 2). After 30 minutes of treatment with the vapours the characteristics were 
again measured. They had reverted to normal. The sample again was biased for 30 
minutes and its characteristics tested and saved. It was then placed beside the 'TIMDS 
container" for 30 minutes. When the measurements were repeated the transistor still 
had altered characteristics, although they had relaxed somewhat. The only possible 
conclusion was that water vapour charging was responsible for the alteration in transis- 
tor characteristics. 
Photoresist Passivation and Drying. 
The first attempt at solving the water vapour problem was to cover the surface 
with a passivation layer. It was thought that photoresist should be used since it was 
easy to apply, and could be easily removed if it was not successful. 
A mask level for the passivation "window" to allow contact to the pads was easily 
made by using the database to select all the pad rectangles by name and then copy 
them to the new level. The size of the rectangles was reduced and tLn a mask gen- 
erated by the pattern generator. 
A slightly thicker resist but otherwise standard photolithography cell was used to 
produce the resist passivation layer. 
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It was immediately evident upon electrical tests being made that the photoresist 
passivation had made the water vapour charging problem much worse. The reference 
transistors were again unchanged. It turned out that the photoresist contained a good 
deal of water. Further hot plate curing of the resist reduced the problem but it cer- 
tainly did not solve it, as shown in tigure 3. -zz. 
4 
After 40 hours at 135 C. 
bA 
Cd After 17 hours at 135 C. 
2 
After I hour at 135 C. 
0 
o 60 120 180 240 300 360 420 
Charging Time (Seconds) 
Figure 5.22, The instabilities in threshold voltage due to photoresist water charging. 
Pyrolytic Oxide Passivation. 
The next solution attempted was to use pyrolytic oxide as a passivation layer. It 
was applied using the standard production passivation layer process. The charging 
effect was dramatically reduced with a single measurement not making any perceivable 
change in the characteristics, but long term biases still did. Although the variations 
were small on almost completely gated transistors, drain gap transistors with large gaps 
were still affected too much for reliable characterisation. 
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Chopped Measurement Strategy. 
The final, and effective, solution that was found was the management of the 
charge added to the water vapour. Earlier experiments had shown that the gate bias 
was predominately responsible for the charging and discharging of the water vapour. It 
followed that, if the charge added to the water vapour during a specific duration of a 
gate bias was removed by a similar duration of the corresponding negative bias, long 
term stability of the characteristics could be maintained. Figure 5.23 demonstrates that 
plan, which is similar to chopper stabilisation used for low drift instrumentation 
amplifiers. The measurement software that achieved this plan is described in the 
appendix. 
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Figure 5.23, Chopper stabilisation of DGT and SGT characteristics. 
The combined effect of the pyrox passivation and chopper stabilisation resulted in 
threshold voltage stability of a drain gap transistor over ten hours that was identical to 
the reference transistor stability. This enabled reliable characterisation of transistors 
with a gap in gate-to-channel coverage, and allowed the research into edge effects to 
continue. 
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5.6. Electrical Alignment Technique. 
In the previous chapter it was said that some form of electrical alignment tech- 
nique was necessary in the progressional offset technique in order to locate the 
intended test structure after the various processing effects altered its position in the 
array. Since the intended structure in this case was an IGFET, a number of electrical 
tests were performed which could have assessed the alignment of the gate to the chan- 
nel. 
Manually it is easy to differentiate between the curves, but any electrical align- 
ment technique would have had to be able to make quantitative distinctions between 
the curves. It is important that an electrical alignment technique is accurate, but speed 
is also a consideration since every wafer contained nearly 13000 transistors. The 
evaluated techniques are outlined in the following sections. 
VD Threshold Measurement. 
One possible technique for detecting alignment would have been to use the drain 
gapped transistor's drain bias threshold to detect the magnitude of the gap. In order to 
do so the gate was biased above the threshold voltage for inversion of the channel. 
Then the drain bias was increased and in so doing the drain depletion region was 
increased. Once the drain depletion region met the channel inversion region, current 
would have flown. 
In simple theory an abrupt "turn on" at some drain voltage should have occurred, 
but in practice a gradual increase in current with increasing bias is encountered. The 
similar problem with the gate threshold voltage extraction is usually solved by taking 
the intercept of a tangent to the transconductance curve as the threshold voltage, but 
the drain current-voltage curves for a DGT do not have a suitable shape for that solu- 
tion. Another method would be to define the drain threshold voltage as the magnitude 
at which a certain current flows. Table 5.5 shows the results for a column in the pro- 
gressional array. It can be seen that it was impossible to use a single current definition 
for the whole array, and therefore the "drain threshold voltage" alignment technique 
was not a useful tool. 
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Transistor Drain Threshold Voltage for Current Level 
Column 120 jjA 60 I. LA 5 Ii. A 
Gap Size 
Position (volts) (volts) (volts) 
1 0.65 pLm DGT - 4.59 
2 0.50 ýLrn DGT - 4.18 1.42 
3 0.35 ýLm DGT 4.08 2.34 0.71 
4 0.20 I. Lrn DGT 3.46 0.91 0.00 
5 0.05 ýLrn DGT 3.26 0.31 0.00 
6 Aligned 3.28 0.20 0.00 
7 0.15 ýLm SGT - - 0.00 
8 0.30 ýLrn SGT 0.10 
9 0.45 pm SGT 
Table 5.5, Drain Voltage Threshold as an alignment technique. 
VG Threshold and Transconductance Measurements. 
The channel region of the IGFET that is not covered by the gate in the gapped 
transistors can be inverted by the electric field fringe from the gate electrode. As a 
result the gate threshold voltage to achieve channel inversion increases as the gap size 
increases because the fringing field must be larger to affect the semiconductor farther 
away from the gate electrode. That phenomenon was tried as an electrical alignment 
technique with some success. Table 5.6 shows the threshold voltage and transconduc- 
tance for the same column as in table 5.5. The transconductance is also strongly 
affected by the electric field magnitude in the "gapped" region, although its extraction 
can be effected by noise in the measurement since a numerical differentiation is 
required in its extraction. 
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1 0.65 [Lm DGT 0.083 4.35 
2 0.50 pm DGT 3.65 3.88 
3 0.35 [Lm DGT 13.9 3.19 
4 0.20 ýLm DGT 12.7 1.78 
5 0.05 ýLm DGT 15.3 1.14 
6 Aligned 16.9 1.11 
7 0.15 ýLm SGT 12.2 1.54 
8 0.30 ýLm SGT 13.6 1.76 
9 0.45 jim SGT 9.9 3.06 
Table 5.6, Gate threshold voltage as an alignment technique. 
It would appear from that information that the threshold voltage method of 
electrical alignment can detect the aligned device, but data from another column 
presented in table 5.7 shows that it was really a subjective measurement since it was 
unable to determine that all the transistors in the second column were gapped. t There- 
fore, although the threshold voltage method of alignment detection was better than the 
drain voltage threshold technique, it still did not have the sensitivity required for 
detecting slight gaps in gate-to-channel coverage. 
t The "true' allgmnent was detertnined by the source-drain reversed subthreshold curves. 
-210- 





1 grossly DGT 0.007 4.34 
2 larger DGT 3.11 3.88 
3 large DGT 13.6 3.50 
4 DGT 17.4 2A3 
5 slight DGT 18.2 1.15 
6 slight SGT 
16.1 1.17 
7 SGT 14.1 2.20 
8 large SGT 13.1 2.27 
9 largest SGT 14.4 3.29 
Table 5.7, Gate threshold voltage as an alignment technique. 
Gate Capacitance. 
Although the other researchers had some success with gate-drain capacitance 
measurement for evaluating the degree of gate to drain overlap, 6 the capacitance mag- 
nitude in this experiment would be only 0.5 M for the smallest overlaps. The effective- 
ness of the capacitance alignment technique is limited not only by the small capaci- 
tance measurement resolution, but also by effects due to the gate fringing capacitance, 
other parasitic capacitances, and its inability to detect gapped transistors. It was tried, 
but the parasitic capacitances prevented any meaningful results from being obtained. 
5.6.1. Source-Drain Reversal. 
The thought that it was symmetry that differentiated transistors in the progres- 
sional offset array, lead to the realisation that if the source and drain terminals of a 
gapped transistor are interchanged the electrical characteristics would change, but if an 
aligned transistor had its source and drain reversed its characteristics would remain the 
same. 
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Curve Correlations. 
The first approach that was taken in comparison of source-drain reversal charac- 
teristics, was to use statistical methods to compare the transconductance curves and to 
compare the drain current-voltage curves at some gate voltage. 
Two types of comparisons were tried. The correlation coefficient between curves 
compares the differences between the means of the points in the two curves against the 
standard deviation of the points in each of the curves. The result, which is usually 
given the symbol R, was a number that could take a value from 1 to -1, with 1 being 
a highly correlated curve, 0 being uncorrelated, and -1 being inversely correlated. 
The second statistical test applied was the variance of means test. The comparison 
was taken at each point along the curve by averaging the four surrounding points to 
get a mean and standard deviation. The means of the two curves were then compared 
to determine if they were within a combined standard deviation of each other. The 
result, which is usually labelled F, can take on any value larger than 0. The smaller the 
number the more likely it was that the two curves were identical. 
Table 5.8 shows the results of using the two methods to compare both the tran- 
sconductance and conductance curves. 
Transistor Gate Characteristic Drain Characteristic 
Column Position Gap Size R F R F 
1 0.65 pm DGT 0.9964 119 0.5710 7901 
2 0.50 prn DGT 0.9397 887 0.7801 11891 
3 0.35 jim DGT 0.9363 887 0.8240 21696 
4 0.20 ILm DGT 0.9937 928 0.8855 24099 
5 0.05 prn DGT 0.9994 158 0.9858 18894 
6 Aligned 0.9999 1 0.9992 3717 
7 0.15 ILm SGT 0.9996 5 0.8543 10115 
8 0.30 ýLrn SGT 0.9983 27 0.7912 10662 
9 0.45 [Lm SGT 0.9997 8 0.7276 10469 
Table 5.8, Statistical Comparisons between Source-Drain Swapped Characteristics 
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The correlation coefficients for the gate characteristic curves are all nearly 1.0 
because the forward and source-drain-interchanged curves are very similar when there 
is only a small drain bias. The variance of means test also produces low values for vari- 
ation between the two configurations for similar reasons. It is clear that comparisons of 
the gate characteristic curves for the two configurations would not provide a reliable 
method for detecting gate-to-channel alignment. 
Both the correlation coefficient and variance of means test worked better in 
detecting gate-to-channel mis-alignment when comparing the drain characteristic curves 
for the two configurations. That was because the drain depletion widening, with 
increased drain bias, reduced the effect of the gap in gate-to-channel coverage on DGT 
characteristics but not on SGT characteristics. The drain characteristic comparisons 
detected the aligned site, but the resolution of the correlation coefficient is poor near 
the aligned site, and the variance of means test also indicates alignment for badly mis- 
aligned sites because of the curves similarity (all noise). 
A combination of the two tests might have been successful, but the tests also 
required a significant amount of computation. Each curve comparison required 
approximately 10 seconds. If only one column on each die on one wafer were to be 
analysed, the operation would still have taken 2.7 hours after the measurements were 
complete. A simpler test was clearly required. 
Subthreshold Curves. 
The subthreshold current was found to be strongly dependent on the gate electric 
field at the source side of the channel. Any gap in gate-to-channel coverage near the 
source-channel junction caused an increase in the gate voltage swing required to 
reduce the current by one decade. Figures 5.24,5.2S, and 5.26 show the effect on the 
subthreshold curves caused by reversing the source and drain connections for a source 
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Figure 5.25, Forward and Source-Drain Reversed Subthreshold Characteristics for an NGT. 
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Figure 5.26, Forward and Source-Drain Reversed Subthreshold Characteristics for an DGT. 
The opportunity for a simple determination of alignment was clearly available in 
the subthreshold curves. If the difference between the gate voltage required to reach a 
specific current in the forward configuration and the gate voltage to reach the same 
current with the source and drain interchanged was taken, a numerical indication of 
alignment resulted. 
Not only was the alignment technique fast, the result had a sign with physical sig- 
nificance. When the difference (Vm,,, h.,,,, d - Vf,,,,,, d) was used, the source gap transis- 
tors had a positive difference, the drain gap transistors a negative difference, and the 
normally gated transistors no difference. 
Table 5.9 contains the results for the example column used previously. Note how 
the voltage difference is related to the gap magnitude including the sign change indi- 
cating the shift in gap position from the drain to the source side of the channel. Table 
5.10 contains the results for the same column as in table 5.7, which confused the thres- 
hold voltage alignment technique. 
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Column Position Gap Size 
Vinterchanged -Vf,, rward 
Volts ) for 1 pLA. 
1 0.65 [im DGT - 
2 0.50 I. Lm DGT 0.73 
3 0.35 ýLm DGT 1.28 
4 0.20 ýLra DGT 0.23 
5 0.05 I. Lm DGT 0.06 
6 Aligned 0 
7 0.15 ýLm SGT -0.24 
8 0.30 I. Lm SGT -0.37 
9 0.45 ýLm SGT -0.42 
Table 5.9, Subthreshold Curve Voltage Difference as an alignment technique. 
Column Position Gap Size 
Vi. 
rerchanSed -Vf., -. ard 
Volts ) for IýLA 
1 grossly DGT - 
2 larger DGT 0.86 
3 large DGT 1.34 
4 DGT 0.79 
5 slight DGT 0.06 
6 slight SGT -0.12 
7 SGT -0.31 
8 large SGT -0.43 
9 largest SGT -0.67 
Table 5.10, Subthreshold Curve Voltage Difference as an alignment technique. 
Both tables 5.9 and 5.10 show a decrease in "gap size" according to the alignment 
technique at column position 2 and do not register a difference for column position 1. 
The reason behind this is that although the source-channel junction was covered by a 
gate, the gap in coverage on the drain side of the channel was so large that there was 
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no efficient "collector" for the charge, so both the forward and source-drain inter- 
change subthreshold characteristics were affected. The subthreshold curves for transis- 
tors with smaller gaps were affected less by the gap on the drain side. The "threshold" 
gap size for a drain gap to effect the subthreshold characteristics is dependent on the 
drain depletion width, and is a topic of a later chapter. The values presented in the 
table were measured using a drain bias of 1.0 volt. 
The comparison of forward versus source-drain interchanged subthreshold curves 
as an alignment technique can be used to analyse the symmetry of isolated transistors. 
The transistor does not need to be part of a progressional alignment array to use this 
technique, therefore it could be used as a test structure to check sidewall spacer 
processes. 
5.7. Golden Die Selection. 
With an accurate method of electrically detecting an aligned transistor it was pos- 
sible to quickly scan an entire wafer looking for a die that had transistor structures as 
they were intended in the design. Such "perfect" devices in industry are often called 
"golden standards". 
The forward and source-drain interchanged subthreshold current curves were 
measured and the voltage difference between them was calculated and stored for each 
transistor in the same column on every dic on a wafer. 
'Me resulting array of 186 groups of nine differences was then available for com- 
puter selection of likely candidates. One requirement of the "golden die" was that it 
included both positive (DGTs) and negative (SGTs) voltage differences, which is 
essentially the cross-over confirmation mentioned in the last chapter. The second 
requirement was that at least one die near the center of the column must have had a 
zero voltage difference (NGT). 
When a suitable selection algorithm was run on the data arrays, 30 of the 196 die 
had such characteristics. They were mostly clustered in a central region of the wafer, 
which is what one would expect from etching variations. The rejection of many of the 
other sites was due to a missing zero point, which indicates that the progressional offset 
step size should have been slightly smaller, or the designed margin for gate to source- 
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drain overlap should have been larger in order to have more "complete" columns. 
The 30 die were then subject to further selection to exclude columns with two 
completely gated transistors, and those with the "zero point" too close to either end of 
the array. Four "golden die" locations resulted from that analysis, which then became 
the experimental transistors for the results in the following chapters. 
5.8. Physical Verification. 
Two destructive and one non-destructive measurement techniques were used to 
attempt to provide physical verification of the electrical alignment technique. 
Voltage Contrast SEM. 
The first technique that was tried was to cleave through an entire column of 
transistors on one die, a difficult feat in itself. After 'sufficient practice, or perhaps 
luck, a cleaved column on a die was available and had bonding wires connected 
between the appropriate pads and chip package. The cleaved die was then mounted oil 
its edge exposing the cleaved edge and glued in place with electrically conducting 
epoxy. The whole assembly was then placed in a SEM capable of voltage contrast 
imaging. Biases were applied to the source and drain in order to highlight them so 
their position relative to the gate could have been measured. Unfortunately the entire 
bulk region 'lit" up in the image. 
Possible reasons for the failure were high bulk contact resistance, or, more likely, 
that the cleaved surface became inverted under the influence of the SEM beam and 
leaked current between the junctions. 
Cut and Stain SEM. 
Another destructive test aimed at confirming the electrical alignment was a cut 
and stain technique to delineate the source and drain junctions. A sample was cleaved 
through a column of transistors and the cleaved edge was then subjected to a silicon 
etch. The doped silicon etched faster than the undoped silicon to reveal the source and 
drain junctions. Unfortunately on examination in the SEM it was found that the soft 
aluminium gate was "necked" by the cleaving operation and its position relative to the 
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channel was altered. 
Another attempt was made using a lapping machine to section the transistors in 
one column, but it too was foiled by the aluminium "smearing" over the cross-section. 
Attempts to protedt the aluffiinium. with photoresist were also tried, but to no avail. 
The conclusion was that verification through cross-sectional examination would have to 
wait for a polysilicon gate experiment, since the polysilicon would be less ductile and 
would allow cleaving or lapping to be used successfully. 
Optical Shear Calibration. 
Figure 5.27 shows the result of non-destructive optical shearing microscope gate 
position measurements for a golden die. The relative positions shown were determined 
primarily by optical shearing microscope data, but also by electrical channel length cal- 
culations, and through subthreshold curve alignment information considering the die as 
a whole. 
The channel length calculation used the standard technique of measuring the 
transconductance for transistors of differing drawn lengths to obtain "delta U, the total , 
sideways diffusion, which could then be used to calculate the channel length. 
Then the optical shear microscope was used to obtain five measurements of each 
gate width, and five measurements of the position of each gate relative to the edge of 
the active area. The averages and standard deviations were calculated and combined to 
give the composite error bars that are shown for each transistor. 
The relative position of the channels to the group of gates was established from 
the subthreshold current alignment procedure and the following logic. Site 5,5 was 
known to exhibit drain gapped transistor characteristics, so the worst case error bar for 
the gate length must have been to the right of the channel edge in the diagram. Site 
5,7 was known to exhibit source gapped transistor characteristics, so the worst case 
error bar for its gate length must have been to the left of the other side of the channel. 
Tlis resulted in only one possible position for the gates relative to the channel, which 
was confirmed by the averpige position of the gate in site 5,6 agreeing with the 
observed normally gated transistor characteristics. 
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Figure 5.27, Physical Confirmation of Gate-Channel Alignment. 
The gathering of those measurements and subsequent analysis took seven hours 
for that single die. The results however, were crucial to the success of the drain deple- 
tion motion study described in chapter seven, and are useful in the next chapter which 
presents the electrical characteristics of that die. 
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5.9. Chapter Summary. 
In this chapter the background and implementation of a mis-aligned gate experi- 
ment using the progressional offset technique was described. The design of a progres- 
sional offset array of transistors, with gaps in gate-to-channel coverage, using an object 
oriented database was presented. The custom non-self-aligned metal gate NMOS pro- 
cess designed to fabricate the array was outlined. A fabrication anomaly and its use in 
validating the progressional offset technique was detailed. The problem of water 
vapour charging and the measurement technique of chopper stablisation to reduce its 
effect on incompletely gated transistor characteristics were reported. Four techniques 
for electrically detecting the mis-alignment of the gate to the channel were presented. 
The normal and source-drain-interchanged subthreshold curve comparison was con- 
cluded to be the best technique, and one which was ideally suited to an automated 
scan of a wafer. Finally three methods of physical verification of the degree of gate-to- 
channel mis-alignment were described. 
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C. L. Lapter 6, 
Experimental Asymmetric Transistor Characteristics. 
6.1. Introduction. 
The previous chapter described a method of selecting a die with the intended pro- 
gressional offset array. The subthreshold symmetry method was used on the 1.3 ýLrn 
drawn length transistors on wafer 9. As a result the die located at column 9, row 9, 
was chosen as the "golden die" for further analysis and presentation. 1,2 
Although the subthreshold symmetry method has reduced the data to be con- 
sidered, further reduction was required to reach a manageable amount for presenta- 
tion. Only the electrical characteristics of the transistors in a typical column, containing 
only one transistor length, will be presented in their "raw" format, but data from other 
columns will be used in the deeper analyses. The three characteristics plots, subthres- 
hold, gate and drain characteristics, for the 72 test transistors would otherwise require 
the rest of this volume and part of another to present. 
A short hand method of referring to a particular transistor in a batch has been 
used throughout this research and is worth documenting here. T'here were five com- 
ponents to the description, the wafer number (1-10), the column position (1-14) and 
row position (1-14) of the die, and the "xsite" (1-12) and "ysite" (1-9) position of the 
transistor on the die. In the software these components were kept separate, but a con- 
cise method was used for human presentation. Wafer 9 die 9,9 and transistor 11,5 
would have been written as 999115. t
6.2. Reference Transistors. 
There were 36 reference transistors on each die to act as controls against process- 
ing variations. Each reference transistor had a drawn width of 18 Prn and length of 5 
j. Lm. The subthreshold, gate and drain characteristics for a reference transistor (99946) 
at the center of the "golden die" are shown in the three plots in figure 6.1. 
t Although there appears to be the potential for ambiguity in that representation, a unique transistor 
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Figure 6.1, Typical characteristics of a reference transistor. 
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The scale of these plots may appear inappropriate for the reference transistor, but a 
single consistent format has been used for all the transistors presented. 
The unremarkability of these plots is in itself a confirmation that the microfabri- 
cation process was successful. The plots presented for the reference transistor are more 
than just typical of the remainder on the die, the remainder appear identical to it. 
Deeper analysis through extraction of the threshold voltage, transconductance, linear 
resistance, and a particular saturation current confirm that there is little process varia- 
tion across the die. Table 6.1 presents the results for the 36 reference transistors. 
Parameter Mean Standard Deviation Percent Variation 
Threshold Voltage (V) 1.169 :t0.010 0.86 
Transconductance (pS) 4.41 :t0.04 0.91 
VG=5V, VD=4V (RA) 1D 345 : ±4.5 0.13 ., 
Rjj... (Ohms) 3502 36 1.03 
Table 6.1, The consistency of reference transistor across a die. 
This indicates that variations in the test transistors are in fact due to the experi- 
mental variable of the degree of gate-to-channel coverage. 
6.3. Test Transistors. 
As mentioned previously there were eight columns of nine test transistors on each 
die. They were of fixed drawn channel width of 18 ýtm. The drawn channel lengths 
were increased along a row from a minimum of 1.00 ýLm to a maximum of 2.05 pm in 
steps of 0.15 jLm. The drawn alignment of the gate to the channel was shifted from a 
drain gap of 0.60 pm to a source gap of 0.60 I. Lm down each column in nine steps of 
0.15 ýLrn. The results for those transistors are presented here. 
6.3.1. Alignment Variations. 
Figure 6.2 presents a subjective view of the relative alignment of each column of 
the die biased on the subthreshold symmetry method of alignment. The column 




Column -DGT NGT SGT 
9992 4 5 6 7 
9993 4 5 6 7 
9995 45 6 1 78 
9996 4 5 6 7 89 
9998 4 5 6 7 8 
9999 4 5 6 7 8 
99911 4 5 6 7 89 
_99912 
4 5 6 7 89 
Figure 6.2, Alignment across the geometry range on a die. 
the longest at the bottom (99912). The numbers across the diagram relate the transis- 
tors row position to its gate-to-channel alignment. The column that was used for the 
selection of the golden die was column 9995 which has the intended progression from 
DGTs with decreasing gap size through normally gated transistors to SGTs of increas- 
ing gap size. One would have expected from the progressional offset theory that the 
rest of the columns would have a similar pattern. Unfortunately there is a variation of 
edge position with line width which was not considered in the progressional offset 
theory. The reason behind this is due to the resolution of the projection lithography 
system. Although the system is capable of patterning smaller features than those used 
here, "biases" to increase the mask widths to compensate for resist sidewall notching 
and other exposure effects must be made. Since no '"biasing" of the features was done 
for this experiment, the smaller gate lengths are also smaller relative to their masking 
feature than the larger gate lengths. That results in the normally gated transistors cov- 
ering three sites in the large channel length columns and fewer in the shorter channel 
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length columns. 
The effect is not particularly damaging to the experiment since most comparisons 
are between transistors in the same column and therefore of the same channel length. 
It does, however, increase the experimental error in the value of the channel length 
which is used in some of the following extractions. 
6.3.2. Characteristics of a Typical Column. 
The column containing transistors with a drawn length of 1.9 jLm is presented 
here because it has all the features found in the other columns. The other columns 
have slightly different characteristics because of the difference in their channel lengths, 
but those differences are best presented through the deeper analysis following the "raw" 
characteristics of the example column. Figures 6.3 to 6.11 show the subthreshold, i., - 
vG, and iD -vD characteristics for column 99911. 
Subthreshold. 
The gap size has a different effect on the subthreshold current for DGTs than for 
SGTs and the alignment technique calibration is based on this effect. The normal con- 
figuration curve from figure 6.3 through to figure 6.11 show the effect of the gap size. 
Firstly transistors with a large gap on the drain side, as in figure 6.3, have reduced 
subthreshold current because of the increased series resistance on the drain side of the 
channel. As the gap is reduced, figure 6.4 and 6.5, the subthreshold current injected at 
the source is collected more and more effectively by the drain and the "swing" is 
reduced. Once the size of the drain gap in gate-to-channel coverage is smaller than the 
drain depletion width, the subthreshold current has a similar curve to that of a com- 
pletely gated transistor. The subthreshold curves for transistors with variations in the 
amount of gate overlap of the source and drain (figures 6.7,6.8, and 6.9) appear 
identical. Once the gap occurs on the source side of the channel reductions in subthres- 
hold current again result. The reduction is due to increased series resistance and a 
reduction in injection efficiency due to the weaker gate electric field at the source. to. 
channel interface. Figure 6.12 summarises the effect of gap size on the subthreshold 
behaviour. The SGT subthreshold characteristics are not affected by the drain bias as 
the DGT devices are. This effect is treated in more detail in chapter seven. 
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Figure 6.3, Experimental Transistor 999111, Drawn DGT LD = 1.91Lm Gap =0.60ýLm. 
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Figure 6.4, Experimental Transistor 999112, Drawn DGT LD ý-'1-9ýtm Gap = 0.45Rm. 
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Figure 6.5, Experimental Transistor 999113, Drawn DGT L,, = 1-9ýtm Gap =0.30ýLm. 
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Figure 6.9, Experimental Transistor 999117, Drawn SGT LD = 1.9pm Gap = 0.30ýtm. 
-234- 
Subthreshold Characteristics 
I. E_5 Vb- OV 
Vd- 1V 
Vs- OV 




H I. E-9 
Source-Drain Swapped ' 
0 I. E-10 J nfiguration Normal Co 
0 .51 105 2 P. 5 3 
Gate Bias CV) 
Gate Characteristics 
S. E-5 Vb- OV 
Vd- . 05V 5. E-5 VsM OV 
%. f 4. r-5 
4S 
3. E-5 
U 2. E-5 
a 2345 
Gate Bias CV) 
Drain Characteristics 









ADIM 1 _ - 7; Vg- 3V 
IL 
j oý ýVg- 2V 
1234 
Drain Bias (V) 







%. 01 1. E-6 
1. E-9 
(9 
0 I. E-le 
i 
I. E-110 - '. 151.1 , 1: 5 , 24 2.5 

















Figure 6.11, Experimental Transistor 999119, Drawn SGT LD - 1.9ýLm Gap =0.601. Lm. 
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Figure 6.12, Subthreshold swing as a function of column position. 
Threshold. 
The principle parameters derived from the iD-vG characteristic curves is that of 
the threshold voltage (V, ). In this experimental work V, is taken as the intercept of the 
abscissa by a tangent to the curve at a point of its maximum slope. The threshold vol- 
tage increases for both DGTs and SGTs as the gap size increases, as noted in the sec- 
tion on electrical alignment techniques in the previous chapter. The ungated region of 
the channel in both cases must be "inverted" by the fringing electric field from the gate 
sidewall. and top surface. As the gap increases the gate potential must be increased to 
achieve the same electric field further away from the gate, which results in a higher 
effective threshold voltage for inversion of the entire channel. 
There is also a threshold voltage dependence on channel length for the normally 
gated transistor, which is predicted by small geometry theory. Figure 6.13 shows this 
effect for the NGT along with the threshold voltage of the DGTs and SGTs. 
There is no good correlation of the DGT and SGT threshold voltages with chan- 
nel length due to two sources of errors. Firstly the step size of 150 nm, dictated by the 
metal etching variation, is too coarse to enable selection of transistors with similar gap 
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Figure 6.13, Threshold Voltage Dependence on Channel Length. 
sizes, and secondly the fringing electric field magnitude appears to be affected by more 
than just the gap size. Variations in the gate sidewall shape due to etching variations 
are thought to be one possible factor. 
Linear Region. 
The drain characteristic curves show more dissimilarities between DGTs, NGTs, 
and SGTs than the rest of the curves. The linear region of operation has a number of 
differences. 
The drain gap transistors in figures 6.3 to 6.6 have an extended linear region, 
and in fact those with the largest only show linear behaviour. The reason for this is 
that the drain depletion region is separated from the channel by the drain gap region. 
As the drain bias is increased the depletion 'region expands, but in the case of the 
larger gap sizes never reaches the channel and therefore neither a "pinch off point" or 
drain current saturation is reached. The DGTs behave like vacuum tube triodes, ie like 
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a resistor whose value is controlled by the gate voltage. Saturation does start to occur 
for the smaller gap size (figure 6.6) where the drain depletion region can reach the 
edge of the gate controlled channel. 
Source gap transistors, figures 6.10 and 6.11, have a linear and saturation region 
similar to the normally gated transistors. The effect of gap size is to increase the series 
resistance and therefore increase the "linear region" resistance. The larger the gap size 
the greater the resistance. 
The transistors in figures 6.7,6.8, and 6.9 provide the opportunity to evaluate 
the effect of gate overlap of the source and drain on the linear region and series resis- 
tances. The transistor in figure 6.7 can be considered a "weakly overlapped" transistor 
on the drain side or a "near DGT" and the transistor in figure 6.9 a "near SGV. The 
linear region resistance of these three transistors at each gate voltage can be extracted 
by taking the slope of the tangent to the iD -yD curves at the point of their maximum 
slope. 
If those extracted resistances are plotted against the drawn channel lengths for PL 
number of different channel lengths, as was done for the normally gated transistors in 
figure 6.14, it is possible to draw best fit lines through the group of points for each 
gate voltage which intersect at a single point. That point contains two useful items of 
information. Its position along the channel length axis is the total channel length 
reduction "delta U. 
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Figure 6.14, Delta L and series resistance extraction for NGTs. 
The point's position along the resistance axis is equal to the total series resistance. It is 
mostly due to source and drain diffusions but also to contacts and tester wiring resis- 
tance. 
It is possible to extract the values for that point by fitting a 'least squares" line to 
the points, so that 
Rlotal =bX LD+ (6.1) 
which gives the results in table 6.2. 
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VG Correlation Coefficient r2 a (Ohms) b (Ohms x I. Lm 
2 0.999 -2120 6000 
3 0.996 -410 1800 
4 0.987 -30 1000 
5 1.000 133 667 
Table 6.2, The linear fit parameters for NGT linear resistance. 
The intercepts of those curves can then be taken to obtain six values for the series 
resistance and delta L which are presented in table 6.3. 
Curves Delta L (ýLm) Rs (Ohms) 
2-3 0.407 323 
2-4 0.418 388 
2-5 0.422 414 
3 -4 0.475 445 
3-5 0.479 452 
4-5 0.489 459 
Mean 0.448 413 
Standard Deviation : L-0-03 52 
Table 6.3, Intercepts of the fitted curves for NGT linear resistance. 
Those results also fit the near drain gap transistors linear resistances as shown in 
figure 6.15, but clearly a different golution is required for the near SGT linear resis. 
tance presented in figure 6.16. 
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Near DGT Linear Resistance 
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Figure 6.15, Delta L and series resistance extraction for near DGTs. 
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Figure 6.16, Delta L and series resistance extraction for near SGTs. 
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Since the near source gap transistors channels are made with the same fabrication step 
as the NGTs, the channel length reduction must be the same. Therefore the near 
SGTs must have gate voltage dependent series resistance. It is possible to extract the 
series resistance at each gate voltage by substituting delta L into the fitted curve formu- 
lae (equation (3-1). 'I'lie results were piortea in ugure o.. L /. 
Series [Resistance vs. V! q 
25013 
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Figure 6.17, Gate voltage dependent series resistance. 
An explanation for this effect can be attained by considering the effect of the gate edge 
roughness. If some parts of the gate edge overlap the source and some parts do not, the 
entire transistor could be considered as a parallel connection of a number of both 
NGTs and SGTs. At lower currents, such as the subthreshold region, the NGTs dom- 
inate. 'When higher currents flow the SGTs contribution is more important. The total 
series resistance would then decrease as the SGTs, "turn on". The SGTs depend on the 
fringing electric field so that as the gate voltage is increased more current flows 
through them, as more turn on, and the series resistance is reduced. 
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A similar mechanism should occur for near DGTs, but the drain depletion region 
moves under the gate as the drain bias is increased and this effectively eliminates the 
extra series resistance. 
Saturation Region. 
As mentioned earlier, the DGTs do not show a saturation drain current due to 
the inability of the drain depletion region to reach the gate controlled channel region. 
However, the source gap transistors do show a saturation drain current. Two 
parameters which can readily be extracted from an iD -vG curve are the saturation 
current at some gate voltage and the slope of that saturation curve with respect to the 
drain voltage. Figures 6.9,6.10, and 6.11 show that as the gap increases for SGTs the 
saturation current for a given gate voltage decreases. This is what one would expect 
since the source gap region dominates the overall characteristics of the SGT. It is also 
apparent from the curves that the slope of the saturation curves decrease as the gap 
size increases. This follows from the domination of overall characteristics by the source 
gap region transistor whose "channel length" is buffered from drain depletion width 
shortening by the normally gated region of the channel. A crude test of this theory is 
shown in figure 6.18 where the slope of the saturation current appears highly related to 
the magnitude of the saturation current thus supporting the idea that they are both 
dominated by the indirectly gated region of the channel at the source side. 
Hot Carrier Susceptibility. 
The sensitivity of the SGTs and DGTs to charge over their gap in gate-to-channel 
coverage was discussed in chapter five as an experimental irritation. It was, however, 
realised that the sensitivity could also be used to an advantage as a hot carrier detec- 
tont Figure 6.19 shows how a drain gapped transistor could be used to detect both hot 
electron and hot hole carrier accumulation because the indirectly gated region at the 
drain side of the channel dominates the DGTs characteristics. 
t The points for each of the gate voltage curves are from top to bottcxn from transistors 999117,999118 
and 999119. 
t 7his work was presented at the EEE Colloquiurn on Hot Carriers. 3 At the time of the work the role of hot holes as trap site generators had not yet been discovered. 
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Figure 6.18, The correlation between saturation slope and current for SGTs. t 
Although a number of likely biases for hot hole accumulation were applied no 
negative threshold voltage shifts were observed that could not be explained by tempera- 
ture fluctuation. The increased sensitivity of the DGT to hot electron degradation was 
demonstrated by biasing both a NGT and DGT in avalanche hot electron mode 
(VC, = V, +1V, VD=8volts) as determined by the maximum substrate current. The 
results, shown in figure 6.20, confirm that the DGT is much more sensitive and in this 
case 5 times more sensitive than a similar sized NGT. 
One general result from this work is that sidewall spacer processes with insuffi- 
cient design margins to accommodate implanter effects are likely to be more suscepti- 
ble to hot electron degradation. Another general result is that the increased sensitivity 
of intentional "gapped" transistors could be used to check a process for susceptibility to 
hot electrons. If the DGTs made by a process have acceptable threshold voltage shifts, 
then normally gated transistors made from the same process would have sufficient resis- 
tance to hot electron degradation, since they are less sensitive than DGTs. 
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Figure 6.20, The Increased Sensitivity of DGTs to Hot Electron Degradation. 
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6.4. Chapter Summary. 
The characteristics of a series of incompletely gated field effect transistors were 
presented in this chapter. The basic characteristics of subthreshold current, iD - vr, , and 
iD -vD curves were shown for a typical reference transistor and for the transistors in a 
typical column of the progressional offset array. Deeper analysis was presented for; the 
subthreshold curves, threshold voltage, linear resistance, series resistance, saturation 
current, slope in saturation, and hot carrier susceptibility of the transistors in the typi- 
cal column. The hot electron sensitivity of drain gap transistors and the gate voltage 
dependent series resistance of "near" source gap transistors was of particular interest. 
6.5. References. 
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on IGFET Characteristics, " ESSDERC 87, pp. 915-918, Bologna, 14th - 17th 
Sept 1987. (appended) 
2. J. A. Serack, A. J. Walton, and J. M. Robertson, "A Novel Device for Studying 
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International Conference on Microelectronic Test Structures. ICMTS, pp. 67-72, 
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Chapter 7, Drain Depletion Region Boundary Motion. 
7.1. Introduction. 
Subthreshold Swing is a measure of the change in gate voltage required to reduce 
the drain current by an order of magnitude. The subthreshold swing of a DGT 
depends on the magnitude of the gap size and drain bias. Since both normally gated 
and source gap transistors' swing are unaffected by changes in the drain bias, the 
DGT's dependence must be due to drain depletion boundary motion. 
An experiment using the DGT's swing dependence on drain voltage to study 
drain depletion edge motion is possible using DGTs with different size gaps. I The 
drain gap transistors from one column in the progressional offset array were used to 
obtain the results presented in this chapter. Although the experiment was performed 
before the theory was confirmed, using a two dimensional numerical device simulator, 
the presentation of this work is more logical if the simulation results are covered first. 
7.2. Simulation. 
The two dimensional device simulator CANDE, which became available during 
the course of the research, was used to compare the internal and external characteris- 
tics of a DGT in order to confirm that drain depletion boundary motion was responsi- 
ble for the subthreshold swing improvements seen with increasing drain bias. 
Simulated Structures. 
Two structures were simulated, one with a normally gated transistor with a 1.0 
ýtm channel length, and another with the same channel but with a gap in gate-to. 
channel coverage of 0.15 ýLrn on the drain side of the channel. The layout description 
from the database was used to specify the position of the contacts to the source and 
drain. Aluminium gates and source-drain contacts were also modelled. The source- 
drain and channel doping concentrations were entered as equivalent "boxes" with con- 
centration magnitudes taken from the original 1-D simulations. It was felt, based on 
the experimental results, that the electric field fringing of the gate sidewall had to be 
modelled to get a realistic simulation. The gate sidewall was modelled by allowing 
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thick field oxide to extend to both edges of the gate which formed a vertical step in the 
metalisation to mimic the gate sidewall. These features are shown in the NGT channel 
section of figure 7.1. The gate oxide and field oxide thicknesses were taken from pro- 
cessing measurements. 
The transistor descriptions were then compiled by CANDE which modified the 
source and drain doping profiles to achieve pseudo-two-dimensional doping profiles. 
The compiled structure was then saved to allow simulation of the external and internal 
characteristics of each transistor. 
General Behaviour. 
The general behaviour of a NGT was simulated first in order to see how realistic 
the modelling was. The electron carrier concentration, current, and electric potential 
distribution were simulated for the NGT structure at a number of gate and drain 
biases. The external characteristics were plotted and appear along with the simulated 
channel cross-section in figure 7.1. 
The curves show similar behaviour to the experimental curves presented in 
chapter six. The main difference is that the saturation curves are flatter in the experi- 
mental characteristics than in the simulated ones. * That is likely to be due to errors 
caused by the simple 'box" doping description and the accuracy of CANDE's internal 
mobility model. 
Since the subthreshold region was of main interest and the simulated subthreshold 
swing was within 15% of the experimental measurement, the model was thought to be 
sufficient for qualitative purposes. 
A similar simulation was performed for the DGT structure. The resulting external 
characteristics are presented in figure 7.2. The model successfully predicted the for- 
ward and source-drain swapped subthreshold curve separation, the increased threshold 
voltage, and extension of the linear region for a drain gap transistor. On the basis of 
those results the simulations were thought sufficiently realistic to allow examination of 
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Figure 7.2, Simulated Characteristics for a Drain Gapped Transistor. 
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DGT Drain Depletion Boundary Motion. 
The subthreshold curve was saved during the simulation of the normally gated 
transistor to act as a refýrence to compare with the DGT subthreshold curves. The 
subthreshold curve and drain depletion boundary position were then simulated for the 
drain gap transistor with a small drain bias. The subthreshold curve of the DGT (solid 
line) was plotted along with the NGT subthreshold curve in figure 7.3. The 
corresponding drain depletion boundary for that drain bias is shown in figure 7.4. The 
zero potential contour shown as a solid line in the plot is a good indication of the 
extent of the drain depletion region. 
The drain bias was increased and the simulation repeated. An improvement in 
the subthreshold swing can be seen in figure 7.5 as a result of the depletion region 
expansion towards the gated region of the channel, which is shown in the correspond- 
ing figure 7.6. A further increase in the drain bias and resimulation resulted in the 
drain depletion reaching the edge of the gated channel region at the surface of the 
semiconductor and an improvement of the subthreshold swing that resulted in a match 
of the DGT and NGT subthreshold curves. Figures 7.7, and 7.8 show these results. 
The knowledge gained from the simulations was that the mechanism for the 
DGT's swing improvement with increasing drain bias was in fact drain depletion boun- 
dary motion, and that a value corresponding to a normally gated transistor was 
reached once the drain depletion region extended to the edge of the gated portion of 
the channel. 
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Figure 7.3, The subthreshold curve of a 0.15ýtrn gap DGT, with VD =0.1 
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Figure 7.4, The drain depletion width corresponding to the characteristics in figure 7.3. 
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Figure 7.5, The subthreshold curve of a 0.15ýtm gap DGT, with VD =0.2 V. 
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Figure 7.6, The drain depletion width corresponding to the characteristics in figure 7.5. 
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Figure 7.7, The subthreshold curve of a 0.15ýLm gap DGT, with VD =0.5 V. 
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Figure 7.8, The drain depletion width corresponding to the characteristics in figure 7.7. 
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7.3. Experimental Results. 
The column of transistors (9993) used for selection of the "golden die" in chapter 
six, which also had the magnitudes of its offsets calibrated by the optical shear micro- 
scope, was used to experimentally evaluate the DGT subthreshold swing improvements 
with increasing drain bias. 
Subthreshold Swing vs. Drain Bias. 
The subthreshold characteristics for each of the transistors in the chosen column 
were measured with fifty different drain biases each. The 'subthreshold swing was then 
automatically extracted at each drain bias for each transistor. Thus, the effective result 
of over twenty three thousand measurements can be seen in the plot of subthreshold 
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Figure 7.9, The effect of drain bias on DGT subthreshold swing. 
It can be seen that the drain gap transistor's subthreshold swing does in fact improve 
with increasing drain bias up to the limit of the DGT swing being equal to the NGT 
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swing (For example the NGT intercept for curve 'B" in figure 7.9 is about 3.4 V). The 
drain bias at which the subthreshold swing versus drain bias curve intercepts the NGT 
curve occurs at a higher value for larger gap sizes. 
A confirmation of the responsibility of drain depletion boundary motion for the 
effect is shown in the SGT subthreshold swing versus drain bias plot in figure 7.10. 
There is no effect of the drain bias, above the initial 1-e-OvI-I term, on the SGTs 
subthreshold swing. This is what one would expect because the drain bias does not sig- 
nificantly effect the source depletion width. 
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---I Figure 7.10, The SGT subthreshold swing versus drain bias. 
NGT Swing Intercepts vs. Gap Size. 
If the drain depletion width can be modelled by the simple abrupt junction for- 
mula presented in chapter 3, 
W= 
2 e, (VR + Vbl) (3.30) qN, q 
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and the NGT subthreshold swing intercept drain voltage (VD) is taken for a set gap 





vbi -lýS) (7.1) 
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Therefore the drain bias at which the DGT's subthreshold swing intercepts the NGT 
swing should have a linear relationship with the square of the DGT's gap size. 
The intercepts of the curves in figure 7.9 were calculated by finding the first 
drain bias where the swing was within a standard deviation of its final average value 
for that particular curve. The results are presented in table 7.1 and the resulting plot is 
shown in figure 7.11. The plot confirms that there is a linear relationship between the 
intercept drain biases and the square of the gap size. 
Site Gap Size (ptm) Gap 2 (pn, 2) Intercept Bias (Volts) 
99956 0 0 Reference 
99955 0.02 0.0004 0.73 
99954 0.20 0.04 1.45 
99953 0.35 0.122 3.43 
99952 0.50 0.25 5.72 
Table 7.1, The drain bias values required for NGT swing from DGTs. 
Extraction of Surface Doping Concentration. 
A best fit line was fitted to the data in table 7.1 by linear regression to establish 
the constants for a fitted equation. 
, 
2= bVD +a Yr 
The resulting constants are presented in table 7.2. 
If equation 7.2 is compared to equation 7.1 it is obvious that, 
b= 
2es 
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Figure 7.11, NGT swing intercept drain bias versus DGT gap size squared. 
Coefficient Value 




b (jjnj2V-1) 0.049 
Table 7.2, The coefficients of a linear fit to the data in table 7.1. 





The solution for the surface doping concentration in this case yields 
NA = 2.69 X 1016 atoms cin -3. 
If that value is used with the appropriate oxide thickness in equations 3.116 to 
3.120, the value for the swing of a NGT is obtained as 150 rnV/decade which agrees 
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well with the observed value of 153 mV/decade. 
The "a" coefficient from the linear regression also has a useful physical meaning. 
2es 
( a= qNA 
Vb 
_, Is) (7.5) 
Equation 7.3 can be used to reduce this to 
a= Vbi -TS (7.6) y 
Ts near inversion can be calculated using equation 3.39. Using the channel doping 
extracted above, Ts = 0.728 V and a lb = -0.72 V which yields a built-in potential of 
Vbj=0.008 V. One would rightly question such a small value for the built-in potential 
as too small for that magnitude of doping. However the significance of the result is 
that at zero drain bias the gap size would also have to be zero, which indicates that the 
subthreshold alignment technique aligns to the built-in depletion width. 
7.4. Chapter Summary. 
This chapter presented a study of drain depletion boundary motion through the 
analysis of subthreshold characteristics of DGTs. The depýndence of subthreshold 
swing on the drain bias of a DGT was modelled by the device simulator CANDE, 
which confirmed the swing improvements were due to drain depletion boundary 
motion. Experimental results for the subthreshold swing as a function of drain bias for 
a number of DGTs with different size gaps were presented. The results were further 
analysed to extract a value for the surface impurity doping concentration (NA). The 
extracted value of NA was used to calculate the theoretical swing which agreed well 
with the observed value. 
7.5. References. 
J. A. Serack, AJ. Walton, and J. M. Robertson, "Tbe Effect of Device Geometry 
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Chapter 8, Conclusions and Further Work. 
-- 8.1. Progressional Offset Technique. 
The logic behind the progressional offset concept was validated by the success of 
the technique in producing the misaligned gate array. Without the progressional offset 
technique it would not have been possible to produce the variation in gaps in gate-to- 
channel coverage on a single wafer which made the misaligned gate experiment so suc- 
cessful. However, the non-linearity of the feature size to mask size caused by the expo- 
sure tool and photoresist system increased the error between alignment of features of 
differing sizes. The next generation of progressional offset theory should take that 
variation into account. 
8.2. Misaligned Gate Experiment. 
The misaligned gate experiment was also successful in both the development of a 
process to implement a progressional offset scheme to create source and drain gap 
transistors, and in characterising the resulting transistors. 
Comparison to other Work. 
The constructed metal gate progressional offset array had larger gap sizes than 
those available with sidewall spacer technologies but it also had more predictable gap 
sizes. To date the progressional offset technique is the only experimental fabrication 
technique capable of producing transistors with variations in gate-to-channel alignment 
with complete experimental controls for all other variables. It is the only technique 
capable of producing a gap in gate-to-channel coverage on a single size of the channel, 
and is the only experimental technique capable of producing various intentional gap 
sizes on a single wafer. 
Experiment Design. 
The unusual layout methodology of a database was particularly suited to the lay- 
out of a progressional offset array. The ability to perform algorithmic adjustment of 
the gate and channel size, and gate-to-channel alignment resulted in considerable time 
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savings. 
The structures included in the array were satisfactory. The range of offsets in 
gate-to-channel alignment were sufficient to adsorb the alignment errors introduced by 
the lithography tools. The range of channel lengths were also satisfactory to enable the 
extraction of channel length dependent parameters. The reference transistors were 
very important for solving processing and environment related problems. They were 
also useful in demonstrating the consistency of the process over a die. The high density 
of reference transistors to test transistors (1: 2) was not necessary, due to the fabrication 
process consistency, so future arrays could get by with fewer. 
The experiment could have benefited from the inclusion of a large gate oxide 
capacitor to provide more information about oxide quality and silicon surface doping 
densities. Another structure that would have been useful would have been some form 
of optical vernier for confirming the alignment offsets between the gate and channel. 
The designed microfabrication process was successful but could be improved by 
using a different channel implant mask (such as high temperature photoresist) or by 
providing structures for better end-point detection for the etching of the polysilicon 
channel mask, in order to avoid damage to the gate oxide adjacent to the channel. 
Water Vapour Charging. 
The water vapour charging problem was certainly one of the most difficult chal- 
lenges of the entire experiment. Chopper stabilisation along with pyrox passivation 
brought the effect under control for experimental measurements but another solution 
would be necessary to obtain stable circuits using DGTs or SGTs. 
Electrical Alignment Technique. 
The best electrical measurement technique to detect SGTs and DGTs was to com. 
pare the subthreshold curve for the transistors in a normal mode against the curve with 
the source and drain connections interchanged. The voltage difference between the 
voltages required to achieve a set current level on the two curves gives an immediate 
indication of the magnitude and position of the gap. The technique is absolute and a 
totally aligned device has a voltage difference of zero. The sign of the voltage 
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difference for transistors with gaps in gate-to-channel coverage indicates which side of 
the channel (source or drain) the gap is on. 
The subthreshold method proved to be better in all ways to any method using 
threshold voltage, transconductance, or comparisons of saturated drain current curves. 
The subthreshold method is also a general technique that could be used to detect asym- 
metric transistors that have a gap in gate-to-channel coverage on one side of the chan- 
nel. 
Physical Verification. 
Optical verification of relative gate-to-channel poiitions was possible but had an 
error approximately equal to the offset step size which reduced the merit of the verifi- 
cation. 
An SEM has sufficient resolution to calibrate the gap sizes but unless there is an 
accidental marking of the channel, or an intentional alignment vernier has been pro- 
vided, the SEM is unable to locate the channel in a plan view which makes calibration 
of the gap size impossible. 
A cleaved or cut cross-section through an asymmetric channel which has been 
etched to delineate the source-drain junctions allows an SEM to easily identify the 
channel section but the cross-sectioning technique often alters the shape and position of 
aluminiurn gates and so negates the alignment information. The cross-section technique 
may be more successful with polysilicon gates because the harder material will maintain 
the gate shape and position during the cross-sectioning. 
Verifying the position of an aluminiurn gate relative to a channel would be more 
successful if physical alignment test structures were incorporated in the design. 
8.3. Asymmetric Transistor Characteristics. 
The electrical behaviour of an IGFET with a gap in gate-to-channel coverage on 
the drain side of the channel (DGT) is characterised by an increased threshold voltage, 
reduced transconductance, an extended linear region, drain voltage dependent 
subthreshold swing and in the case of large gaps, very poor saturation behaviour. 
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The electrical behaviour of an IGFET with a gap in gate-to-channel coverage on 
the source side of the channel (SGT) is also characterised by increased threshold vol- 
tage and reduced transconductance. It has a markedly increased subthreshold swing 
but the swing is independent of the drain voltage. The magnitude of the voltage swing 
is increased with increasing gap size. The SGTs show reduced drain saturation current 
compared with similar sized normally gated transistors. The slope of the saturation 
region of an SGT decreases as the gap size increases, which is thought to be due to the 
dominance of the incompletely gated region of the channel. 
SGTs which are nearly completely gated show a gate-voltage-dependent series 
resistance which is also larger than the series resistance for a similar NGT. Similar 
DGTs do not exhibit increased series resistance which is thought to be prevented by 
the expansion of the drain depletion region. 
8.4. Drain Depletion Motion. 
The subthreshold swing of a DGT is affected by both the magnitude of the drain 
gap and the drain bias. The larger the gap the greater the swing voltage. 
Two dimensional numerical device simulations have shown that the swing of a 
DGT decreases to the value appropriate to a normally gated transistor once the drain 
depletion region extends across the gap in gate-to-channel coverage and under the 
gated portion of the channel. 
There was a good experimental fit of the abrupt junction depletion width model 
by the drain bias required to reach the NGT magnitude of swing, and the square of 
the gap size, for a number of drain gap transistors. The abrupt pn junction model is 
therefore useful for the source and drain-to-channel regions. 
Further analysis of that data provides a way to extract surface doping concentra- 
tion. When the extracted value was used in formulae to predict subthreshold swing, a 
value comparable to the observed value resulted. That allows the conclusion that the 
experimental method developed here for the analysis of drain depletion boundary 
motion can be used for both surface doping concentration extraction and gap size cali- 
bration, but it does require the measurement and analysis of a large amount of data. 
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8.5. Recommendations for Further Work. 
During this work a number of ideas were generated but they would have required 
much more time to pursue. They are briefly outlined here as possible research projects 
that could extend this work. 
8.5.1. Applications for the Progressional Offset Technique. 
The progressional offset technique clearly has the ability to allow finer tolerances 
in test structures and it can be applied to many problems. The evolution of the present 
project indicates that the concept has an important role to play in the future develop- 
ment of test structures. 
Source-Drain Edge Effects. 
An extension of this work on source-drain edge effects should be possible if 
polysilicon gates were used. Polysilicon can be etched with a resulting smaller edge 
variation than aluminium. As a result a finer step size could be used in the progrcýs- 
sional offset array. The maximum resolution currently available on pattern generators 
would allow step sizes smaller than the sidewall spacer widths used in current process- 
ing. An array of transistors constructed with that resolution would allow experiments to 
conclusively determine the minimum overlap to avoid "weakly overlapped" effects with 
sidewall, spacer processes. Smaller gap sizes would also be available to employ in 
further investigations of drain depletion edge motion. 
A polysilicon gate progressional offset array would also allow passivation at high 
temperature, (eg with LPCVD silicon nitride), of the ungated region of the channel to 
avoid water vapour charging problems. The dimensions of polysilicon gated progres. 
sional offset arrays would also be easier to verify physically because the gates would be 
more resilient to damage during the cross-sectioning. 
Another Ph. D. project has already been set up following this work to implement 
the polysilicon gate progressional offset array to study LDD transistors., It has a multi. 
tude of variations on channel widths, lengths, and offsets, including both self-aligned 
and multilevel progressional offset gates. Underlying all the variations is a progres- 
sional offset step size of 0.10 pm. 
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"Width" Effects 
The progressional offset technique could also be applied to the width dimension 
of IGFETs. An edge region of considerable importance to the operation of the IGFET 
is the width edge. The effect of that edge on the transistors characteristics depends on 
the transistor isolation method. 
An on-going Ph. D. investigating the LOCOS isolation 'bird's beak" region has 
taken advantage of the progressional offset technique to design test transistors on only 
the "bird's beak" region. 2 The intention is to characterise the region directly rather 
than to try and "tract its effect from a normal transistors characteristics. 
Another "width" opportunity exists for the progressional offset technique in 
analysis of edge effects in processes using trench isolation. An experiment is being con- 
sidered using the progressional offset technique to position a gate edge near the 
trench-channel interface in order to examine its effect on IGFET characteristics. 3 
8.5.2. Asymmetric Transistor Circuits. 
There are a number of characteristics of incompletely gated insulated gate field 
effect transistors that could result in useful circuit applications. 
SGTs and DGTs as Environmental Sensors. 
The ungated region of the SGT and DGT channels is extremely sensitive to 
charge accumulation thereby providing the opportunity for environmental sensors. The 
most obvious, and naturally occurring sensor is a water vapour detector which could be 
extended to be a humidity sensor. There would be the scope for a Ph. D. project in the 
analysis of that effect including both the calibration of the electrical "charging" effects 
to the amount of water vapour accumulated and the determination of the equilibrium 
of accumulated water vapour with atmospheric humidity. 
Other sensors could also be possible if appropriate coatings were deposited over 
the ungated region of the channel to establish a charge when they react with some gas 
or vapour in the environment. Electric field probes and optical detectors should also be 
possible. 
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There is a great potential for more research into the area of gate gapped transis- 
tors as environmental detectors with the possibility of such research resulting in valu- 
able new devices: 
Analogue Circuits. 
If a way can be found to eliminate the "charging" problems of incompletely gated 
field effect transistors without recourse to chopper stabilisation both DGTs and SGTs 
could be profitably employed in analogue circuits. 
Large source gap transistors have a flatness of the saturation curves that rivals 
transistors many times longer. The minimum slope in saturation of the differential pair 
in an Op-amp circuit allows a wider common mode rejection ration which is a figure 
of merit for an Op-amp. Use of large gap SGTs may allow better Op-amps in smaller 
areas, but the increased series resistance might decrease their merits. 
Large drain gap transistors behave like vacuum tube triodes or gate voltage con- 
trolled resistors. The DGT's extended linear region may be useful in some circuit 
designs. 
Both DGTs and SGTs could benefit from more research in this area, but first a 
solution to to the "charging" effects must be found that does not depend on chopper 
stabilisation. 
Alternative Technology for high speed switches. 
Consider a transistor with both source and drain gaps in gate-to-channel coverage 
(SDGT). If such a transistor was used along with a depletion load transistor in the con- 
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Figure 8.2, The source and drain gap transistor under biases in the inverter circuit. 
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That inverter circuit would use the source gap to achieve a higher overall threshold 
voltage (V, 2) than the usual threshold voltage 
(V, ) so that the main part of the channel 
could be constantly inverted without the transistor being turned on (figure 8. ý, time 
1). The drain gap would limit the lower bound of the output voltage swing of the 
inverter, by increasing the total series resistance as the drain voltage drops (time 2 in 
figure 8.2 ) so that the next stage SDGT would have a gate bias (Vd, ) that would keep 
the main channel inverted. 
There should be two speed advantages for such an inverter. There is no source or 
drain overlap by the gate so the miller capacitance is minimised. Keeping the main 
part of the channel inverted would mean that less charge would have to be transferred 
to switch the inverter since the main channel depletion would already be supported by 
the charge on the gate. In theory the inverter should run faster than similar sized com- 
pletely gated transistors. 
It should be possible to confirm this idea by using numerical device simulators to 
model both the SDGT and load devices. If the theory is supported by the simulation 
then the optimal gap sizes could be determined. An experiment could be performed 
using the progressional offset technique to fabricate the desired devices. If that proves 
successful then perhaps a sidewall spacer technology process could be used for routine 
production. So far this challenge has not been taken up. 
8.6. Overall Conclusion. 
This Ph. D. project has been very successful. Not only has it expanded the 
knowledge base of the author into the fields of microfabrication processing methods, 
IGFET physics, and parametric testing, but it has also resulted in the development of 
the general purpose progressional offset technique, the characterisation of incompletely 
gated insulated gate field effect transistors, and provided the ground work for more 
research to follow. 
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Section 9, Appendix. 
The following pages contain some background information on the software writ- 
ten during the course of this Ph. D. Papers published during that research period are 
also appended. 
9.1. Data Base Software. 
A general purpose data base program was written during the course of this 
research. Its purpose was to be a flexible software tool for analysis of processing and 
transistor characteristics. It became a valuable tool for test chip layout, and processing 
experiment analysis. It was not used for analysis of transistor characteristics because 
Hewlett Packard Series 30G personal computers with two megabytes of memory, hard 
disk data storage, and fast computing speed became available in the EMF test lab. 
Since these were the same computers that controlled the test equipment, it was sensible 
to also perform the measurement analysis on them. 
9.1.1. The Data Base Concept. 
The concept of any data base is to provide the storage interface and data analysis 
features that are usually required in each analysis program, in a single versatile pro- 
gram. In this way maximum advantage of any programming effort can be had since all 
applications share the same program. 
A versatile data structure is therefore necessary so that many different types of 
data can be represented. A common data structure is that of object orientation. Each 
type of data is named as an object and allowed a number of attributes. For example, 
data about the long term stability of a transistor's threshold voltage could have been 
stored in an object called threshold. That object could have had the attributes of the 
value of the threshold voltage, the time the measurement was take, the temperature, 
the other biases, and information about high field stressing between measurements. 
Database commands could have then been used to, generate statistics about the 
collection of threshold voltage measurements, to select measurements between a certain 
range of temperatures, and to produce plots of the results. 
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9.1.2. "dbase" Structure. 
The software written during this research was given the name "dbase". It was an 
object oriented database with objects called ENTMES and attributes called FIELDS. 
An adaptive English like language was used to control the functions performed on the 
data. The data dictionary, or description of the objects to be stored, was treated as 
data itself and entered into predefined entities. An extensive help facility was also pro- 
vided, only a summary of the main commands is given here. 
9.1.3. Data Input 
The only data input mechanism that was implemented was for data typed in from 
a keyboard, it was called ADD. In the example, it would have been used by typing 
"add 10 threshold" and the user would have then been prompted for the values of the 
attributes for ten entries into the threshold entity. 
9.1.4. Data Manipulation. 
The key to using the data in a data base is to seIect a set of entries from an entity 
and then to either alter the data or perform some form of analysis on it. 
Finding Sets 
Not too surprisingly the command for finding data was simply 'TIND". It has 
qualifying adverbs which allow selection of a particular set of entries from a certain 
entity. In the example, the following expression "find threshold where temperature >- 
19.5"t would have found a set (setl) where the temperature was greater than nineteen 
and a half degrees. The new set could have then been searched by referring to it by its 
name "setl". The UNION, INTERSECTION, EXCLUSION, and REMOVE com- 
mands provided other ways of combining sets or discarding entries from a set. 
Once a set had been found the data contained within could be displayed on the 
terminal. Since the space required to display all the attributes at once could easily 
exceed the screen width, a very large virtual screen was used over which the user could 
f If care was taken in defining data dictionary names, the abbreviation decoding human interface woWd have also be able to understand the same command written as 'I tw t> - 19.5-. 
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move his physical screen. The commands to perform those operations were, LIST, 
TOP, UP, DOWN, RIGHT, and LEFF which take their English meanings. There 
were also commands to re-arrange the order of presentation of the attributes and to 
allow assigmuent of their values to variables for later use. 
Data manipulation. 
Data manipulation could be performed on the sets as well. Again the commands 
functionality was its English meaning. The commands were COPY, CHANGE, 
DELETE, and SORT. In the case of the CHANGE command quite powerful 
"adverbs" allow manipulation of the entries. In the example used previously, the tem- 
perature attribute could have been converted from Celsius to Kelvin by the command 
"Change 100 with temperature - temperature + 273". An extensive set of mathemati- 
cal operations was allowed. 
Statistics. 
A sub command level could be entered by the command STATISTICS. At that 
level the mean, maximum, minimum, standard deviation, and root mean square of all 
numerical fields could be displayed. 
9.1.5. Data Output. 
Two mechanisms for getting output from the data base were implemented. Plots 
could be generated from numerical data, and reports could be generated from both 
numerical and text data. 
Graphical Output. 
The sub command level PLOT was used to enable graphical output to either a 
graphics terminal or to a file for later plotting. At that level, commands exist for 
describing the abscissa and ordinate axes, the graph title, the legend, and most impor- 
tantly, for which attributes curves were to be drawn. 
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Report Output. 
The report sub command level could produce files with almost any format from 
selected attributes in the entry. Provisions were included so that a standard "form" 
could be designed by the user, which the data base would then fill in for each entry in 
the selected set. In that way output could be tailored for input to other programs or 
presented in a human readable format. 
9.2. Measurement Software. 
All of the electrical measurements made during this research were performed 
using a Hewlett Package HP4062 Semiconductor Parametric Test System. In this sec- 
tion a short description of the HP4062 hardware and software, and a brief outline of 
the measurement software written for this research will be given. 
A semi-automatic documenting package was written to help document the 
software. Over three hundred pages of documentation resulted, which obviously will 
not be included here. One subroutine will be included to highlight the measurement 
software and demonstrate the form of documentation. 
9.2.1. HP4062 Description. 
A Hewlett Package HP4062 semiconductor parametric test system includes both 
the hardware and analysis software to analyse most standard semiconductor devices. 
Hardware. 
The HP4062 hardware includes subsystems for DC measurements, capacitance 
and conductance measurements, switching and interconnecting, and a computer for 
system control, data storage, and analysis. 
The DC measurement subsystem contains four source-monitor units (SMUs), two 
extra voltage sources, and two extra voltage monitors. Although there are some restric- 
tions the system was capable of sourcing voltages from : t: JMV to ± IOOV and currents 
from ± 1pA to ± 100mA with an accuracy of better than ± 0.3%. Voltages and 
currents can be measured over the same range with similar accuracy. 
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The capacitance measurement subsystem can measure capacitance at a fixed fre- 
quency of 1 MHz over a range from 0.001 pF to 1.200 nF with four digit resolution. 
There are restrictions on the maximum offset capacitance which can be accommodated 
on each range. 
remote switching matrix, and switching matrix controller, allow computer 
directed interconnection between any source or measurement unit and up to 48 pins 
near the device under test. Since the wafer prober used for this work was smaller than 
the switching matrix head, half metre coaxial cables were used to connect the switching 
matrix to the probecard. 
Initially the system was controlled by a 200 series computer, but at the time of 
writing the system had evolved to a series 300 computer containing three megabytes of 
memory. The computer was directly connected to a forty megabyte hard disk drive 
with built in floppy disk- drive, a graphics plotter, and a 'Thinkjet" printer. There was 
also indirect (RS232) connection to the departmental computers and a vast array of 
peripherals. 
Software. 
The HP4062 system was supplied with software that could handle most produc- 
tion semiconductor devices. However, due to special needs of the offset gate transis- 
tors, only the very basic software could be used in this research. 
One of the most important subroutines was the "Connect" command which speci. 
fied which testing ports were to be connected to which pins. Careful definition of vari- 
ables allowed statements such as "Connect(SMUl, d rain)" which makes interconnection 
a trivial problem. 
After the interconnections were made, the "Force-i" or Torce-v" commands 
could be used to force a current or apply a bias to a pin on the test transistor. Parame- 
ters for, the connection pin, the magnitude of the current or bias, the corresponding 
compliance level, and the range were required. Similar subroutines allowed the meas. 
urement of current or voltage at the other pins. A combined subroutine Torce-meas" 
allowed the forcing of a current and measurement of the resulting voltage, or the appli- 
cation of a bias and measurement of the resulting current, on a single pin. 
-275- 
A construct for making all connections, or applying all biases, simultaneously was 
provided for with the "Prepare" and "Execute" subroutines. With thern, error condi- 
tions, such as accidently forward biasing of source-substrate junctions, could be 
avoided. 
9.2.2. Offset Gate Measurement Software. 
The main measurement software was controlled by a basic program which called 
a number of subroutines which interacted to perform measurements and analyse the 
data. The following sections briefly describe the software. 
Measurement Subroutines. 
The measurement subroutines could be qlassified into three groups, data gather- 
ing, data analysis, and data display. Data display could be considered a higher level 
subroutine because it would call the data gathering, data analysis and plotting subrou- 
tines (table 9.1). 
Two separate classifications of data gathering subroutines were used. One group 
consisted of the routines 'WISRIDVGDATA", and "MSRIDVDDATA" which mcas- 
ured "sweeps" of drain current verses gate voltage, and drain current verses drain vol- 
tage in straight forward manner. The range of the sweep and magnitude of the other 
biases were controlled by the calling parameters. The second classification provided the 
same functions but performed the measurements in such a way that any charge applied 
to water vapour at the edges of the gate was removed during the measurement. The 
subroutine "MSRH)VGS", whose documentation is presented in figure 9.1, is a good 
example of this technique. Following the comments through the listing it can be seen 
that after initialisation, connection setup, and fixed bias application, the gate voltage 
was applied for one bias and the drain current measured. The gate voltage was then 
returned to zero bias. The duration of the positive gate potential was then calculated 
and a mirrored negative gate potential was applied for the same duration. Ibc process 
was repeated for each bias-current pair required. In that way the no charge accumu. 
lated on the water vapour surrounding the gate and the real transistor characteristics 
could be measured. 
0 
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SUbr-C-LAt I n4ft M or, I dv%2o 
Desoc: r-lpt Icýn 
This routine gathers data for Id verses Vg curves using chopper stabilisation 
on the gate. A similar non-stabilised routine Is Msridvgdata. 
Cam 111 re 0S eS C4 LA ft n 4-- 4-- 2 
Msr. d, vg5(Vg( 9 ), 1 d( N Vgmin Vgmax Vd IJb I dl in Rc 
Wher-es : 
VQ( *) 
This array contains the gate voltaGes applied at each point measured. The 
units are in volts. 
ld(*) 
Th13 array contains the measured drain : urrent for each point. The units ore 
in ýýMP3. 
N 
This variable contains the number of points to generate in the arrays. 
VgmIn 
This variable should -. ontain the m. nimum voltage to apply to the gate of the 
transistor during the gate voitage sweep. The units are ;n volts. 
Vgmax 
This variable should contain the maximum voltage to apply to the gate of the 
transistor during the gate voltage sweep. The 4nits ore in volts. 
Vd 
This variable contains the dra; n voltage to SPPlY to the device during the 
gate voltage sweep. The voltage units are volts. 
Vb 
This variable contains the substrate voltage to apply to the device during th 
gate voltage sweep. The voltage units are volts. 
Idlim 
This variable contains the current compliance limit for the dra&n current 
while the device is under test. The units are In Amps. 
Rc 
The return code. For 'his routine rema-. n3 unchanged. 
L. Ibr-4str-y: MSZ 
UM45 as 1. 
P ek ja c3 1 
Figure 9.1, Documentation pages for a charge balancing measurement routine. 
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Na t es : 
R ei,. e IsI <3 ri s: 
Origimal Nov '212 1966. J. Serack: 
P r- 4D Gj r- as m11stI rio : 
SUB Mridvgs(Ug(*), Id(*). N, Ugmin, Urax, Ud, Ub, ldliri. 1c) 
Subroutine for collecting 10 verses U6 data 
Uses a swttnW U9 "t mro to avoid charging. 
J. Serack 0 ZZ, 1986. 
J. Serack MRR . 1.1987. Rdded variable frequency ftping 
CON /Pirumberl INTEGER Source, Drain. Gate, lulk 
INTEGER Inthme 
I Initialize the system 
IOtt1wz IMeditim integration tint 












I PIP01V the constant voltage$ 
rorctv(8ulk, Ub, 2D,. 1) 
Forckv(Source. 0.20,1) 
rorce_v(OrrAn, W, ZQ. ldlim) 
forceýV(Gate, 0.20,1 ) 
I Sm the Rate voltage and rake the measurements 
FOR 1-0 10 1-1 
Udun-O-Ug(l) 
Starthme-TIMEBOTE 
rorcty(Gate, Vg(V, ZZ0,. 1 




Force. ýAatefidum, 20,. I) 
p lek G2 eb -b 
Figure 9.1 (continued). 
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Sub r-4ýLAt I r-%4m Misr- i cj%eofs 
sij WENT 
564 UNTIL EndtuoeZ(-fDMTE 
S65 
s" NEXII 




4a ja em z3 
Figure 9.1 (continued). 
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Data analysis could be achieved through routines such as 'MSRTHREN', 
"MSRCOND" and "MSRSWING" which use a measured array of data to determine the 
threshold voltage, the transconductance, and the subthreshold swing, respectively. 
Another very specific routine used the voltage difference between, a particular current 
on the subthreshold curve of a transistor, and the same current on the subthreshold 
curve with the source and drain pins swapped, to determine the degree of mis- 
alignment of the gate to the channel. 
Data display subroutines provided the array of IGFET curves usually measured 
by using the data measurement, analysis, and plotting subroutines. Subroutines were 
written for the usual curves; drain current versus gate voltage, the family of drain 
current versus drain and gate voltage, subthreshold drain current versus gate voltage, 
and for unusual curves; drain current versus gate voltage for a number of drain vol- 
tages, and subthreshold swing versus drain voltage. Higher level routines also con- 
trolled a process of complete characterisation of the transistor and storage of the data 
onto disk for later analysis by other programs. 
Chip Specific Software. 
Chip specific software provided the relationship between test structure number 
and the position on the wafer. It also produced a description of the test structure based 
on its position, and defined the pin connection to the transistor terminals (which 
depends on the structure probed). 
Plotting Software. 
A number of general purpose plotting subroutines were written so that graphs 
could be displayed on the screen of the measurement controller, plotted to the local 
plotter, or dumped into a file for subsequent transmission to the departmental com- 
puter. A short description of this software is given in table 9.1. 
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Subroutine Function 
MSRAUTO Automatic axis scaling. 
MSRDATE Determines the current date. 
MSRDEF Define default plotting parameters. 
MSRDRAW Plots the axes, title, and labels. 
MSRFNSH Finishes the plot. (Puts pens away. ) 
MSRLABEL Defines labels to place on the plot. 
MSRPFILE Provides initialisation of a plot file. 
MSRPLOT Plots the data. 
MSRTITLE Defines the graph title. 
MSRXAXIS Defines the attributes of the abscissa. 
MSRYAXIS Defines the attributes of the ordinate. 
MSRLOAD Load a data array from disk. 
MSRSAVE Save a data array to disk. 
MSRCORRELATE Calculates the correlation coefficient between two arrays. 
MSRDIFF Determine the first and second differential of an array. 
MSRLINE Calculates a tangent to a curve at its maximum slope. 
MSRVARIANCE Determines curve matching by the variance of means. 
Table 9.1, Software for producing graphs. 
9.3. Automatic Prober Control. 
At the start of the experimental measurements for this research the Edinburgh 
Microfabrication Facility had only one fully-automatic wafer prober in the test labora- 
tory. t It was a teledyne TAC prober. It had built in hardware to provide fixed pattern 
scans of wafers for probecards equipped with edge sensors, but it did not have any 
mechanism for computer control. Computer control was required for implementation 
of the experimental tests, so modifications were made. A complete set of 
t The others were manual probers. 
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documentation of the modifications is in the EMF report Eu600, which is available 
from A. J. Walton. 
0 
Hardware Modifications. 
The existing control logic of the prober was TTL integrated circuits. The modifi- 
cations included interception of stepper motor driver control signals, which were 
replaced by signals from a new board which was under computer control, and inter- 
faces to original clock generation and direction control circuitry. The new board con- 
tained six parallel input counters, (three for each axis), six byte wide data latches, and 
demultiplexing control logic. In all there were twenty additional integrated circuits. 
The parallel input ports of the counters were attached to the latches which in turn were 
connected though the multiplexing circuitry to a commercial IEEE to parallel bus 
interface. The parallel bus interface was also connected to the direction control 
switches, and had taps to existing motion detection signals. Ia that way any IEEE com- 
patible computer could control the prober. In this case a Hewlett Packard series 200 or 
300 computer was used. 
Low level control software. 
Three levels of software were written to control the prober. The lowest level was 
the subroutines responsible for toggling ports on the parallel interface to alter the state 
of the prober circuitry. Table 9.2 lists these routines. 
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Subroutine Function 
Prbinit Initialises software variables, sets up hardware ports. 
Prbleft Signals for a move to the left. 
Prbright Signals for a move to the right. 
Prbup Signals for a move to the front. 
Prbdown Signals for a move to the back. 
Prbchuck Vertical chuck motion control. 
Prbxsize Programs x direction counters. 
Prbysize Programs y direction counters. 
Prbink Signals the prober to firer the die inker. 
Prbdh Converts a decimal integer to a hexadecimal string. 
Prbhd Converts a hexadecimal string to a decimal integer. 
Prbdata Reads a spare four bit data byte. 
Prbdone Checks for move completion. 
Prbedge Reads the edge sensor status. 
Prbxpos Returns the probers x position. 
Prbypos Returns the probers y position. 
Table 9.2, Low level prober control routines. 
The example of the programming the x-axis step size is typical of these routines. Rcfer- 
ring again to an extract from the documentation, in figure 9.2, the program structure 
can be described. First the required numerical step size was converted to a three char- 
acter hexadecimal address. Then each of the three counters control latches were first 
selected, and then the corresponding character from the hexadecimal address was sent. 
Finally all the latches were de-selected before the routine was exited. 
Die and sub-site addressing. 
Higher level software was be built on the foundation of the direct control 
software. The construct of using four integers to specify a particular test structurc on a 
particular chip was used here. 
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sut3r- 0 tit in e5 Pr-t3 x in L zm 
Des asar-ipt I c2n : 
This routine Is used to set the step size in the X direction. The step size 
is in units of 10 microns and may very from I to 1665. 
CaslllnI2 Sesc: jLAq! 5r-vc: es: 
Prbxstze(Size, Rc) 
Wh C5 r- es 
Size 
This variable contains the reQuired sten size in units of 10 microns with 
a range from I to IGGS. 
Rc 
Re is the abreviation for the Return Code which indicates how successful 
the subroutine was in carry1mg out its function. The Re value is got on the 
return from the subroutine. Some subroutines also use a mom zero input Re 
to indicate that they are not to write error messages to the screen. Other 
subroutines may Pass an Re value that is input to lower level routines. 
For this routine the rc values have the following meanings; 
Non zero entered suppresses printed error messages. 
a normal return code. 
I step size out of range. 






Ncýl t es : 
Prbinit must be called at least once before any other routine. 
It the step size is outsige the range of I to 1665 an error message will 
be printed unLess the subroutine is entered with a mon-zara return code. 
R as %e IaI cý na2 
Original April 28.1986, J. Serack 
P r- 4D o r- da r" IL as tI no : 
P dib ca es i 
Figure 9.2, Documentation pages for example low-level prober software. 
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SLAbr-c2LA tt vics Pr-bx CS. L zes 
911 
911 ISIZE 
112 11 program to dwipt the I step 
913 1 uzz a the prober 
914 f J. Serack OR aI IN 
lis Cm /Frw INTEM lsYs. U. YLJwd. Oud 
IN CALL Prb&(Size, Ftlc) 
917 if IVA MCI SUM 
III Odin? AWW 
III ElffEI AS MIM6 
920 DUlPff AW LSIN6 
9 OUTMI Add. *Il* 
IZ2 El"ll As ZIN6 11,11,11'. 21 
IN VNI PAM OSIN6 *11,111TV, 11 
124 Outpul IW; 'to* 
13 ENTE1 0 MIMI *zx, iras 
13 XTPVT M USIM6 
In OUIPUT Add: *ff* 
no xv., Aze 
929 SUBLIC 
P41045 421 
Figure 9.2 (continucd). 
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All the medium level software in table 9.3 used the variables xdie and ydie to specify 




Move to the specified structure on the specified die. 
Allows calibration of chuck position to the wafer position. I-I 
Table 9.3, Medium level prober software. 
The actual relationship between these parameters and the position on the probers x and 
y axis depended upon chip specific functions. 
Wafer Scanning. 
The top level prober software could control a serpentine scan of a wafer. I'lie 
wafer scanning subroutine used the underlying software and the valid site checker to 
allow automatic wafer probing without an edge sensor on the probecard. Edge sensors 





Controls a serpentine scan path for testing a wafer. 
Checks a die coordinate for being a valid Optimetrix exposure site. 
Table 9.4, High level prober software. 
9.4. Published Papers. 
The following papers were published during the course of this Ph. D. program 
with the permission of the program supervisor. Thle appended papers are photocopies 
of the original artwork and their inclusion here is with the permission of the principle 
author and satisfies all copyright requirements. 
THE APPLICATION OF A NOVEL EXPERIMENTAL TECHNIQUE TO INVESTIGATE 
HOT CARRIERS IN MOSPET'S 
J. A. Serack, J. M. Robertson, A. J. Walton. 
1. Introduction. 
Trends in VLSI process design have produced transistors with small dimensions and narrow 
depletion widths. As a result the so called small geometry transistors have much higher electric fields 
than the larger ones. These fields are capable of heating the charge carriers to a sufficient energy 
which enables them to penetrate the silicon-silicon dioxide barrier. once the carriers enter the gate 
oxide they may find their way to the gate or get trapped in the gate oxide. Both the passage of carriers 
through the oxide and trapping cause degradation in transistor performance. 
Study of hot carrier generation, transport, and trapping is hampered by the difficultly, if not 
impossibility, of directly observing the hot carriers. As a result one Is forced to come to conclusions 
about injection mechanisms from observations of transistor characteristic variations. In some 
configurations, such as hole trapping in an n-channel MOSFET, no overall effect would be observed if 
only part of the channel is affected. 
This presentation addresses a new transistor structure that could be very useful In studying 
possibýe hot hole trapping in n-channel MOSFET's. 
2. The Drain Gapped Transistor. 
The Drain Gapped Transistor (DGT), as shown on the right of figure 1, has a gap In gate to 
channel coverage In the drain region of the channel. The source is still completely overlapped as are 
the edges of the transistor. A DGT operates in a similar manner to the normal IGFET except that the 
area of the channel under the gap has to be turned on by the fringe fields at the side of the gate. Since 
the magnitude of such a field Is much lower than that directly under the gate the gapped region of the 
channel turns on last, and therefore dominates the transistor characteristics. 
Since the DGT characteristics are dominated by the part of the channel near the drain, and this is 
also the area most effected by the avalanche and channel hot electrons, the DGT is quite suited to the 
study of hot carriers. In particular a DGT should be able to detect any accumulation of hot holes In the 
gate oxide whereas Us would not be the case for a normal transistor which Is explained In the bottom 
two boxes of figure 1. 
JA Scrack, JM Robertson and AJ Walton are with the EMF, Department of Electrical Engineering University of Edinburgh. 
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3. Experimental Procedure. 
The DGT may appear as a valuable tool to study hot carriers, but without a scheme for 
manufacture with a close control over the dimension, It remains only a theoretical possibility. It is, 
however, possible to reliably fabricate short channel DGT's using the following procedure. 
The technique is to use a non-self-aligned gate process and a linear array of transistors with 
systematic steps in gate to channel alignment. Independent of mask alignment, at least one of the 
transistors will align by chance, and once it is electrically detected the scheme of the array can be used 
to locate a suitably gapped transistor for the experiment. 
Figure 2 shows the transistor array scheme that was used in this experiment. The length of the 
channels varied along the rows from 1.00 to 2.05 microns in steps of 150 nanometres. Five micron 
reference transistors were included on every third column. Down a column the drawn alignment of the 
gate to the channel was varied in steps of 150 nanometres from a drain gap of 0.75 microns to a source 
gap of 0.6 microns. The reference transistor were drawn with both the source and drain overlapped by 
0.3 microns. 
The fabrication used a modified n-channel LOCOS process. The starting material was < 100>, 15 
ohm-cm p-type silicon. Field implants of 2e13 atoms/sq. cm, of boron at 130 keV were used and one 
micron of wet thermal field oxide grown. An implant of 7ell atoms/sq. cm of boron at 40 keV and 
punch through implant of 2e12 atoms/sq. cm of boron at 130 keV were implanted through the gate 
oxide. Polysilicon was deposited and patterned by REE for a channel stop, and doses of 8e13 and 8clS 
of arsenic were implanted at 340 and 170 keV to form the source and drains. The polysillcon was 
removed, source drain contacts etched chemically and pure aluminium evaporated and patterned using 
RIB. All photolithography was was performed on a 10: 1 Optimetrix wafer stepper from optically 
produced recticles. The resulting gate oxide thickness was 500 nanometres and the source-drain depths 
were 0.35 microns. 
To detect the aligned device, the forward and reverse (source and drain swapped), subthreshold 
drain current verses gate voltage curves were compared. Since the electron Injection at the source is a 
strong function of the gate electric field any drain gap causes a marked decrease in current when the 
source and drain are swapped. Moving down a column until the curves match one can locate the 
aligned device, then moving back up one can select a DGT with a 0.15,0.30,0.45, ... gap. 
An HP4062 parameter measurement system and an automatic prober were used for all 
measurements. 
4. Practical Considerations. 
There are a number of practical considerations in this type of experiment. One of these is the 
problem of fabricating the transistor array. It was found that after the poly gate (channel stop) was 
removed, that the gate oxide was seriously eroded on each side of the channel making gate to source 
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and drain shorts possible. The problem was traced to the patterning of the poly gate by reac ie ion, 
etching and the low S to 1 selectivity of poly to gate oxide. The solution was to perform a very short' 
touch up gate oxidation after the poly channel stops were removed. However, a better solution in the 
future would be to use a high temperature resist directly as the implant channel stop. 
Another consideration that can be problematic is that of the DGT showing extreme sensitivity to 
any charge captured over the gap region. Any water vapour present In that region will quickly charge 
up under high gate voltages and make the transistor appear almost normal on subsequent runs. The 
first attempted solution to that problem was the application of photoresist as a passivation layer. The 
photoresist actually made the problem worse, and although the effect decreased after the resist was 
baked for a few days it still remained a problem. The next attempt at a solution was the application of 
pyrox over the wafer. This was more successful than the photoresist but the charging still remained a 
problem. It should be noted that in all of these trials the normal transistors did not seem affected, 
demonstrating the sensitivity of the DGT. The final solution and successful one, was to accept the fact 
that some charging of all materials could be expected and to modify the tests accordingly. A method of 
chopper stablisation has been employed on the gate. Any positive gate voltage that is applied for 
stressing or a measurement is matched with the same magnitude of a negative gate voltage. The period 
of chopping is 100 milliseconds. 
5. Preliminary Experimental Results. 
A 1.3 micron long DGT and normal transistor where subjected to stressing in avalanche hot 
electron mode for 18000 seconds, effective time due to chopper stablisation is 9000 seconds, at Vd=8 
volts and Vg=2 volts. That bias position corresponds to the maximum substrate hole current of 5 
microamps. 
Neither transistor showed any evidence of hot hole capture. Both the normal and the DG 
transistors showed a positive threshold voltage shift and lowered transconductance. The DGT showed 
an increase in threshold voltage of over fifty percent where as the normal transistor showed only a ten 
percent increase. A number of identical runs, on 1.3 and 1 micron devices, resulted In similar stress 
results. 
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The effect of device geometry on IGFET characteristics. 
J. A. Serack, A. J. Walton, J. M. Robertson 
Edinburgh Microfabrication Facility, University of Edinburgh, Edinburgh, Scotland. 
A novel technique for -the fabrication of asymmetrical incompletely gated transistors is described. The subtlircs- 
hold characteristics of transistors fabricated using the technique are measured and conclusions concerning the 
mechanisms responsible for the observations are presented. 
1. INTRODUCTION 
Process designers have been using the primary rcla- 
tionship between gate capacitance and gate overlap of the 
source and drain for decades to maximisc circuit speed by 
reducing gate capacitance. However little attention has been 
paid to how the correspondly reduced gate overlaps effect 
the D. C electrical characteristics of the transistors. 
Recently asymmetries in transistor characteristics have 
been encountered [1-31 when the source and drain connec- 
tions of the transistor were reversed. Gaps in the gate to 
channel coverage at either the source or drain end of the 
channel have been identified as the cause of the asym- 
metries. The gaps arise from the gate shadow cast during 
off-axis implantation, (which is universally employed to 
reduce channeling), coupled with a low thermal budget for 
the subsequent steps of the process. In order to study the 
effect that these gaps have on transistor characteristics. 
sidewall spacers have been used during source-drain 
implants together with variations in the drive-in times, to 
obtain transistors with variations in gap size [2]. 
Unfortunately other drive-in time dependent factors, 
such as the source and drain depth or the degree of channel 
implant activation, cause variations in the electrical charac. 
teristics of transistors fabricated with the above technique. 
Unpredictable variations between wafers also makes a con. 
trolled comparison between transistors with different magni. 
tudes of gaps or overlaps impossible. The uncontrollable 
factors inherent in this approach make it only useful for 
obtaining a qualitative understanding of the effect. This 
paper presents a novel technique for the fabrication of 
transistors with a predictable range of gaps and overlaps 
upon a single wafer. Measurements performed on transis- 
tors constructed using this method are free from the factors 
discussed above. 
2. EXPERIMENTAL SET-UP 
Tn order to control the degree of gntc ovcrIap in this 
experiment the convenience of scif-aligncd gates had to be 
forgone and separate steps used to define the gate and chan- 
net. A fairly typical LOCOS isolation process was employed 
until after the source and drain implants were completed. 
What would have then been the polysilicon gate was 
stripped away and the contact holes cut. Aluminiurn was 
patterned by reactive ion etching to form the gate and con- 
tacts to the source and drain. The process used <100> sili- 
con wafers and resulted in the following features; arsenic 
source-drains 0.35 piri deep, a channel impurity conccntra- 
tion of 8X1016 atoms/cc of boron, 600 A thermal gate 
oxide, and 0.5 ýLrn thick aluminium gatcs. 
Although excellent alignment errors of Icss than 0.3 
ýLrn for the gate to channel were obtained using a 10: 1 
reduction direct to wafer stepper for the photolithography. 
the small gate gaps and overlaps are dictated by the chip 
design. 
The chip layout, shown schematically in figure 1, was 
realised using a relational database to first define a single 
transistor and then replicate it to form an array of transis- 
tors. Then algorithms were applied to adjust both the chan- 
nel and gate sizes and the gate to channel alignment at each 
site. This resulted in an array of transistors whose nominal 
channel lengths vary across a row from LIS to 2.05 ILm 
and whose gate to channel alignment varied down a column 
from 0.75 ýLm drain gaps to 0.45 tLm source gaps. In steps 
of 0.15 pm. Reference transistors with 5 jirn drawn channel 
lengths and 0.3 FLm overlaps were also included. The choice 
Of 0.15 ýLrrl all the step size was made after a previous 
experiment showed the me 
' 
tal edge roughness was of this 
magnitude for 0.5 Am thick aluminium. 
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Figure I The Experimental Chip. Note: Channel length is systematically varied along tile rows 
and gate to channel alignment is varied down the columns. Also note the inclusion of 5 ýLrn 
reference transistors. 
3. SITE SELECTION and MEASUREMENT CON- 
SIDERATIONS 
Once a particular channel length column on a die was 
selected for characterisation, alignment identification was 
accomplished by comparing both the normal and source- 
drain reversed subthreshold curves of each transistor in the 
column. The transistor or transistors that have coincident 
curves in both configurations have complete gate coverage 
of the channel. Figures 2 and 3 show this as well as other 
characteristics for two transistors from a column. The 
transistor in figure 2 is incompletely gated with a large 
drain gap which is evident in, the asymmetry of the 
subthrqhold curves (figure 2a). T'he transistor in figure 3 is 
from a couple of sites farther down the same column and is 
aligned. Comparisons of the other characteristics show simi. 
lar results to that reported in reference [2]. 
Once the subthreshold curves have been used to dctcrmine 
the first aligned transistor in the column, the structure of 
the layout can be used to select transistors with a particular 
gap or overlap for further measurement. 
One important consideration when measuring transis- 
tors with gaps is their sensitivity to charge accumulation 
over the gap in gate to channel covcragc. If the gnp is 
uncovercd watcr vapour can bc chirgcd by the gntc and Ilic 
transistor can appear to change into a non-gappcd transistor 
after a few measurements. Even with a passivation laycr thc 
gaps scnsitivity to chargc rcquircs that any chargc addcd by 
the gate is removed. This can be accomplished automati- 
cally by the measurement software reversing the scnsc of the 
gate voltage approximately every quarter second. Of coursc 
observations are only recorded during the positive sense. 
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Figure 2 Electrical Characteristics of a1 ýLrn long transis- Figure 3 Electrical Characteristics or aIi. Lm long transis- 
tor with a 0.2 i. Lm drain gap. Figures a-c (top to bottom) (or with complete channel coverage. Figures a-c (top to 
are in the subthreshold, threshold and saturation regions. bottom) are in the subthreshold, threshold and saturation 
regions. 
4. OBSERVATIONS - SUBTHRESHOLD REGION 
An important parameter in the sub-threshold region of 
operation is the subthreshold swing [4]. It is a measure of 
how large a change in gate voltage is required to change the 
channel current by one order of magnitude. Figure 4 is a 
plot of the sub-threshold swings dependence on the drain 
voltage for each transistor in an alignment column. 
Two generalisatiOns are immcdiately evident. 
Ilose transistors that have a gap in gate to channel 
coverage ncar the source end of lite channcl have an 
increased swing that is independent of drain voltage. If the 
swing for these source gapped transistors (SGrs) Is plottcd 
relative to the magnitude of the gap a straight line results. 
That relationship may be useful in analysis of the gate 
fringe fields. 




0 111, (volts) 8 
Figure 4 Subthreshold swing as a function of transistor 
structure and drain voltage. The dashed curves are for 
DGT's with gaps of (top to bottom) 0.50,0.35,0.20, and 
0.05 iLm. The solid curves are for SGT's with gaps of (top 
to bottom) 0.35,0.20, and 0.05 i. Lm. Note: The DGT"s are 
drain voltage dependent. 
The majority of the remaining curves in figure 4 are 
for transistors with a gap in gate to channel coverage near 
tfie drain end of the channel. It is obvious that the subthres- 
hold swing of the drain gapped transistors (DGT's) is 
dependent on the drain voltage. It seems to follow a para- 
bolic dependence on drain voltage until the swing reaches a 
constant swing magnitude. If the drain voltages at which 
this first occurs are plotted against the square of the magni- 
tude of the gap size again a linear relationship becomes evi- 
dent, as illustrated in figure S. This is simply the motion of 
the drain depletion region into the channel under the influ- 
ence of the drain field. The slope of the resulting line can 
be used to estimate the surface doping concentration using a 
standard depletion width equation [4). 
2e 
Yll- qNA 
The predicted swing magnitude calculated using the surface 
concentration extracted by this method agrees with the 
observed value. 
S. CONCLUSIONS 
A novel technique used to manufacture transistors 
with quantifiable gaps in gate to channel coverage near the 
source or drain has been described. This technique has a 
significant advantage over previous methods since transistors 
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Figure 5 The drain voltage causing constant subtlireshold 
swing as a function or the magnitude or the DGT's gap. 
Note: The linear dependence supports equation 1. 
These have been used to demonstrate that asymmetries in 
the subthrcshold region of gapped transistors are cattscd by 
the requirement for the uncovered channel region to be 
inverted by the fringing field of the gate. In the SGT case 
the subthreshold swing is consistently increased and was 
observed to be linearly dependent on the size of the gap. 
However the drain voltage dependent swing of the Dar has 
been shown to be caused by drain depiction widening. 
6. FURTHER WORK 
This research will continue with consideration of the 
saturation region. The fabrication of polysilicon gated 
transistors with smaller step sizes is also planned. 
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A NOVEL DEVICE STRUCTURE FOR STUDYING GATE AND CIMNNEL EDGE EFFECTS IN IGFEFS. 
J. A. Serack, A. J. Walton, J. M. Robertson 
Edinburgh Nficro(abricadon Facility, 
University of Edinburgh, 
Edinburgh, EH9 M, Scodand. 
ABSTRACT: The operation and fabrication of a drain gapped 
transistor (DGT) is described. Simulated and experimental transistor 
characteristic curves are presented. and the use of a DGT to study 
both drain depletion motion. and hot carrier effects is demonstrated. 
INTRODUCTION. 
Over the last decade, advances in fnicrofabrication have 
allowed dramatic reductions in the minimum dimensions of 
IGFErs. However, for a number of reasons, scaling laws were not 
adhered to for some aspects of modem transistors. Among other 
features, higher internal electric fields and short high gate electrodes, 
have made significant changes to transistors' operation and their 
electrical characteristics. 
Due to of a lack of experimental tools for probing internal dev- 
ice operation, engineers and scientists have relied upon computer 
simulations of transistors. Although careful simulations based on 
detailed device geometry can predict most transistor characteristics, 
-they don't provide the same insight as good test structures. 
A drain gapped transistor (DGT), as shown in figure 7a, is a 
transistor with a gap in gate electrode coverage at the drain side of 
the channel. It can be a useful test structure for studying effects 
related to the electrode edges. It functions in much the same way as 
a normally gated transistor (NGT) except the uncovered region of 
the channel must be either inverted by the gate electric fringe field 
or by charge over the gapped region or depleted by the drain electric 
field, or some combination of these in order to allow current to pass. 
Depending on the size of the gapped region, such a structure can be 
used to explore the field fringe at the side of the gate electrode, or 
the motion of the drain depletion region under the influence of the 
lateral electric field. 
experimental observations of the edge roughness that was typically 
obtained in 0.5 pm thick dry etched Al: Si alloy films. 
A fairly typical LOCOS isolation process was employed for dev- 
ice fabrication until the source and drain implants were completed. 
Then. what would have been the polysilicon gate was stripped away 
nd the contact holes cut. Aluminium was patterned by reactive ion 
tching to form the gate and contacts to the source and drain. The 
process used <100> silicon wafers and resulted in the following 
features; arsenic doped source and drain junction depths of 0.35 Pm, 
a channel boron impurity concentration of 8X 1016 atoms/cm 3,500 
thermal gate oxide. and 0.5 1Lm thick aluminium gates. 
Although excellent overlay accuracy between gate and channel 
lithography steps can be obtained using a 10: 1 reduction wafer 
stepper, there will always be some amount of misalignment. In this 
experiment the misalignment results in only a displacement of the 
site within the array where the normally gated transistor is located. It 
is therefore necessary to have some way of detecting its position. 
To detect the aligned transistor, the forward and reverse 
(source and drain interchanged), subthreshold curves are Compared 
for each transistor in a selected column. Since the electron injection 
at the source is a strong function of the gate electric field, any drain 
gapped transistor will have a marked decrease in current when its 
source and drain are interchanged. The aligned device (fig. 2b) will 
have similar forward and reverse curves. A useful check is that the 
device preceding the aligned one (fig. 2a) has better forward than 
reverse characteristics, and the one following (fig. 2c) has better 
reverse than forward characteristics. 
Once the aligned transistor is detected, the structure of the 
array allows transistors with any particular gap or overlap to be 
readily selected. 
EXPERIMENTAL METHODOLOGY. 
Although DGT"s can be made by accident in processes using 
gate sidewall spacers (1-3], there must be a reliable method for their 
fabrication if they are to be of use as test structures. The DGI"s 
employed to obtain the results reported here used a non-self-aligned 
gate process and a Uncar progressional array of transistors, (schemati- 
cally shown in figure 1), with systematic steps in gate-to-channel 
alignment. The length of the channels varied alotg the rows from 
1.0 pat to 2.05 pat in steps of 0.15 Am. Five micron reference 
transistors were included on every third column. Down a column the 
drawn alignment of the gate-to-channel was varied in steps of 0.15 
, Lm from a drain gap of 0.75 Am to a source gap of 0.6 sLm. The 
reference transistors were drawn with both source and drain overlap$ 
of 0.3 jLm. The choice of 0.15 ýLrrt as the step size was based on 
SIMULATION OF DTGs. 
Although this work is centered around experimental measure- 
ments, the simulation Program CANDE [Technology Modeling 
Associatesl has been useful in obtaining a qualitative understanding 
of the internal operation of a IDGT. Comparing figures 4 to 5 and 6 
to 7, one can see good qualitative agreement between the simulation 
and experimental results. It is important to realise that the simulated 
structure only approximates the experimental one. The main approxi- 
mations are in the way the gate sidewall is emulated by a step in 
oxide, whose surface is covered by the gate electrode (see fig. 4a), 
and that implant profiles have only been represented by equivalent 
"boxes". 
p 
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Figure 2a. Measured DGT Subthreshold Characteristics. 
Subthreshold Characteristics 
I. IE-S Vb- OV 
Vd- IV 
Vs- OV 
WI A-7 - CL 
I. IE-4 SW D 
Source-Drain Swapped 
0a Normal Configuration 
_j 
Gate Bias (V) 




IA 1. E-7 
U» 
1 
0 0 I. E-11 
-j 






Source-Drain Swapped - 
0. Normal Con-Figuration - 
Gate Bias (V) 
Figure 2c. Measured SGT Subthreshold Characteristics. 
APPLICATION OF DGTs AS TEST STRUCTURES. 
A DGT could be used as a test structure to study a number Of 
effects, eg. the fringing electric field of the gate electrode (with 
applications to gate and interconnect capacitance), the effect of high 
lateral electric fields found in short channel transistors, charge cap- 
turc in the oxide above the gapped region, and other situations 
involving interactions at edges of the transistor's electrodes. The 
application of DGTs to study drain depletion motion and hot elec- 
tron capture are presented here. 
A DGT can be used to measure the drain depletion motion 
under the influence of the lateral electric field by comparing the 
subthreshold characteristics to that of an NGT 141. The simulations 
in figure 3 help show that as the drain depiction is pushed outward 
by the lateral field (zero bias contOUT in 3d, c, f) 
0 
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Figure 3a. A comparison of the DGT subthreshold characteristics for 
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Figure 6a, b, c, d. Simulated transistor (DGT) characteristics. 
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Figure 8. Drain bias to achieve "normal" subthreshold swing as a 
function of the size of gap in gate coverage of the channel. 
the subthreshold curves (3a, b, c) approach the NGT case. Once the 
drain depletion has moved under the gated region no further change 
takes place. DGTs with different size gaps can be used to determine 
the minimum drain bias required to reach the NGT curve, If an 
abrupt junction is assumed then the gap sizes and minimum drain 
biases should satisfy the equation: 
2e 
Yll = V1. -+V, qNA 
Figure 8 shows that this is indeed the case for the experimental meas- 
urcments. 
DGTs can also be used as sensitive charge detectors in hot car- 
her experiments. Since the ungated region of the channel is usua]IY 
inverted by the weak gate fringing field any charge accumulation in 
the oxide over the gap region will have a dramatic effect on the 
threshold voltage. Figure 9 compares the relative susceptibility of the 
DGT and NGT to hot electron trapping in avalanche hot electron 
mode 151. That DGT had an absolute sensitivity of five times 
greater than the NGT. 'Mis makes it an ideal tool for determining 
both the potential susceptibility for normally processed transistors, 
and as an experimental tool for investigating the influence that the 
method of oxide growth has on hot carrier effects. 
CONCLUSION. 
In conclusion. the DGT has been shown to be a useful tool for 
studying certain aspects of device operation and a technique for their 
reliable fabrication has been demonstrated. The use of progressional 
arrays, enables Control of dimensions and alignment far in excess of 
that possible with standard methods. This technique therefore has 
great potential for application to other test structures where these fac- 
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Figure 9. The rclative sensitivity to hot electron capture of a normal 
and drain gapped transistor shown through their threshold voltage 
shift. 
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AN OBJECTIVE METHOD OF ASSESSING METAL PATTERNING QUALITY 
J. T. M. Stevenson. J. Gow, J. Serack 
Edinburgh Microfabrication Facility 
University of Edinburgh 
Edinburgh, EH9 33L. Scotland. 
ApalBACT 
Metal patterning 1ý, --, -I' t! ', ' 11, T- 
difficult stages in VLSI inicrorabrLcaLion 
conventional methods for assessing its 
success are tedious. A quick and accurate 
electrical method is described for evýil,, iation 
of Problems in the photolithography and 
etching of metal layers. 
INTRODUCTION 
Metal patterning is a difficult stage 
in VLSI microfabrication: the reflective, 
granular surface of the metal can cause 
notching of tracks and. with monochromatic 
exposure, standing waves within the resist 
film can Produce terraced sidewalls on the 
developed profile. The topographical 
variations which are encountered near the end 
of & process and the consequent variations in 
resist thickness make matters worse. These 
problems are being addressed by resist 
manufacturers and new photoresist materials 
specially formulated for use on metal are 
being introduced. 
The ability to evaluate how the 
behaviour of a photoresist affects the 
ultimate metal pattern is crucial to the 
development and control of VLSI processes. 
In evaluating a photoresist. many factors 
such as its thickness, pre and post-exposure 
bake temperatures and times, exposure 
sensitivity and etch resistance must be 
considered. It is not realistic to consider 
the Photolithographic stage in isolation. 
The Overall Pattern transfer. i. e. 
Photolithography plus etch plus resist 
stripping must be considered as a whole since 
the effect of the etchant on the photoresist 
can be catastrophic, especially when Reactive 
Ion Etch (RIE) systems based on chlorine 
chemistry are employed. 
Figures 1 and 2 show a typical example 
where the developed Photoresist pattern was 
satisfactory but its resistance to a RIE 
plasma was poor. 
Figure 1: A developed photoresist pattern 
in the form of a graded chequer 
board with 4 micron squares. 
Figure 2: The effect of the RIE process on 
the photoresiat shown above. 
Conventionally. SEM or optical 
micrographs such as these would be required 
after each experiment to assess its affect on 
metal pattern quality. Such methods are 
tedious. require expert interpretation, and 
may not detect some of the problems which can 
arise. 
f 
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TEST STRUCTURES 
An objective method has been developed 
using electrical conductivity tests on 
structures designed to highlight photoresist 
and etch faults. The structures were 
designed to chance electrical continuity 
should a fault develop, e. g. resist failure 
could be detected by the breakine of an 
otherwise complete path and incomplete resist 
clearing could be detected by bridging 
between adjacent conductors. 
The meandering structures checked for 
breaks which might be caused by resist 
failure or by cracks in step coveram or by 
overetchint. whilst the interdicitated 
fingers checked for bridging which might be 
caused by underexposure. incorrect focus Or 
underetching. These four test structures 
were drawn in 10 different sizes on each die. 
as recorded in Table 1. to allow teometry- 
dependent tests. For simplicity, the 
mark-to-space ratio on all patterns was 
unity. 
Geometries 
Ficure 3: The test structures. 
Four test structures were employed as 
shown in Figure 3. Two basic structures were 
printed on a flat surface and over an 
irregular surface caused by an underlying 
array of Polvailicon bars. each bar being 10 
microns wide and approximately 0.5 microns 
thick. A laver of Pyrolytic oxide. 
aVProximatelv 0.8 microns thick, was 
deposited over these bars and reflowed prior 
to sputter coating with aI micron layer of 
Al-Si metallisation to simulate the 
conditions encountered in a typical MOS 
process. 
0 
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Structure X(microns) 
Wafers containing etched test 
structures can be quickly evaluated using an 
automatic wafer Prober under computer 
control. The die in 4mm*square, giving 244 
samples on a3 inch wafer. A selected 
geometry can be checked on all 244 sites in 
about 3 minutes. with the results being 
displayed as a wafer map. The display format 
is flexible. but the Presentation shown in 
the following figures has been found to be 
convenient as the Predominant cause of 
failure is easy to see. Clearly. additional 
data processing could be provided to give a 





















Table 1t The teometries available 
within each die. 
SOME EXPERIMENTAL RESULTS 
This technique has been used to 
compare the process latitude or different 
photoresists. Test wafers were printed with 
an exposure/focus matrix using a wafer 
stepper (Optimetrix 8010,1OX, a-line, 0-32 
NA. ) The exposure increased from left to 
right and the focus incremented from bottom 
to top. In principle, the position of the 
centre of the patch of good dice on the wafer 
indicates the optimum exposure and focus and 
the size of the patch (or the number of good 
dice) indicates the process tolerance or 
latitude. Figure 4 shown the results of 
probing the 2.0 micron tracks on a wafer 
which was printed with such an exposure/focus 
matrix. It can be seen that the best focus 
and exposure occurs near the centre of the 
wafer. At the left hand side there are 
shorts between fingers and to the right there 
are breaks in meanders. probably due to 
overexposure of the resist. 














Fiture 4: Map for warer number 7 
For the 2 micron teometry 
Exposure / Focus Matrix 
Exposure increases from left to richt 
Focus in incremented from bottom to top 
On all wafer maps, faults are marked as: - 
0- fincerB over topography shorted 
fincers over flat shorted 
meanders over f lat open 
meanders over topography open 
In practice. the results from 
different resists can only be compared if the 
mean exposure has been chosen to match the 
sensitivity of the particular material, i. e. 
the exposure matrix must be normalised. With 
a monochromatic source, the threshold 
exposure dose (which Just clears the resist 
after development) is a periodic function of 
thickness due to the effects of standine 














Ficure 51 Threshold Exposure v. Thickness 
for a dyed photoresist. 
The choice of thickness is criticalt the best 
results are achieved if the mean thickness of 
the resist corresponds to one or the exposure 
maxima, so that any area with a slightly 
different thickness will be overexposed, thus 
ensuring removal in the developer. Figures 6 
and 7 show the results from two wafers which 
were coated with slightly different 
thicknesses of a dyed resist and then 
Processed under identical conditions. The 
wafer with the thicker coating has cleared 
whereas the other shows bridging between 







This method of comparing resists has 
highlighted two other Problems in the 
patterning of metal. Firstly. the RIE 
machine gives an etch rate which is not 
uniform across the wafer: it is lowest in the 
centre and highest at the periphery. This 
effect can be clearly seen in Figure 6 where 
the periphery of the wafer. including the 
lower exposure areas. does not show bridging 
between the fingers. Secondly. with 
anisotropic RIE there appears to be a 
persistent problem of metal fillets remaining 
alone the edge of the polysilicon bars. 
f 
- P17 - 





Figure 6: Map for wafer number 6 
For the 5 micron geometry 
Resist thickness 1.71 microns 
Exposure / Focus Matrix 
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Figure 7: Map for wafer number 5 
For the 5 micron geometry 
Resist thickness 1.79 microns 
Exposure / Focus Matrix 
Figure ResiJual metal fillets after FIE 
causing bridging between tracks 
These fillets are very difficult to see on 
an optical microscope but show clearly on a 
SEM (Figure 8) and are readily detected by 
the test structure. Attempts to remove them by 
extending the etch time resulted in failure 
of the resist and breaks in meanders. One 
solution. which has been adopted as an 
interim measure. is a 15 second dip in 
isotropic wet etch after RIE. The benefit 
can be seen by comparing the wafer maps in 
figures 9 and 10, where the wafer which had a 
15 second wet etch after RIE showed much less 
bridging between tracks. However, this 
improvement is gained at the expense of 
poorer control of linewidth and alternative 
RIE conditions are also being investigated. 
using this test procedure as an objective 
measure of any improvements achieved. 
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Ficure 9: Map for Wafer number 0 
For the 5 micron zeometry 
Exposure / Focus Matrix 
Reactive Ion Etched 
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Figure 10 : Map for wafer number 7 
For the 5 micron geometrv 
Exposure / Focus Matrix 
RIE + 15 second wet etch 
A Simple test pattern which can be 
automatically Probed has proved to be a 
useful tool in the evaluation of metal 
patterning quality in microfabrication. The 
ability to obtain results quickly from large 
numbers Of samples has been of great benefit 
in the assessment of Photoresist performance 
and in the OPtimisation of RIE processes. 
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